Properties of the p+ poly-Si gate fabricated using the As preamorphization method

被引:0
|
作者
Kim, Yeo Hwan [1 ]
Kwon, Sang Jik [1 ]
Chun, Kuk Jin [1 ]
Lee, Jong Duk [1 ]
机构
[1] Seoul Natl Univ, Seoul, Korea, Republic of
关键词
Amorphous films - Annealing - Arsenic - Boron - Composition effects - Diffusion in solids - Electric conductivity of solids - Gates (transistor) - Grain growth - Grain size and shape - Ion implantation - MOSFET devices;
D O I
暂无
中图分类号
学科分类号
摘要
In a deep submicon p-channel metal oxide field effect transistor (PMOSFET), the importance of the p+ poly-Si gate with less boron penetration and higher conductivity increases. With As implantation prior to B+ implantation, the conductivity of the p+ poly-Si gate was improved and the boron penetration was suppressed. These phenomena can be attributed to the enhancement of the grain growth in the As-preamorphized film and the retarded boron diffusion during annealing. DC conductivity of the film preamorphized by As+ ions at 180 keV and 4×1014 cm-2 was about 36% higher than that of the B implanted film without As preimplantation, in spite of the carrier compensation effect. Cross-sectional transmission electron microscopy (XTEM) micrographs show the bilayer with an upper layer of larger grain size (approximately 0.22 μm) and a lower layer of smaller grain size (approximately 0.03 μm) in the preamorphized and annealed film.
引用
收藏
页码:2468 / 2473
相关论文
共 50 条
  • [31] ANNEALING OF FIXED CHANGES IN POLY-SI GATE MOS
    MCVITTIE, JP
    CHANG, G
    KAO, DB
    PATTON, GL
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1983, 130 (03) : C97 - C97
  • [33] INFLUENCE OF THE FABRICATION CONDITIONS ON THE P+-TASI2/POLY-SI GATE QUALITY
    MAZURE, C
    SCHWALKE, U
    NEPPL, F
    EICHINGER, P
    METZGER, M
    JOURNAL DE PHYSIQUE, 1988, 49 (C-4): : 405 - 408
  • [34] Suppression of boron penetration for p+ stacked poly-Si gates by using inductively coupled N2 plasma treatment
    Dept. of Electronics Engineering, Institute of Electronics, National Chiao Tung University, Hsinchu 300, Taiwan
    不详
    不详
    IEEE Electron Device Lett, 10 (535-537):
  • [35] Suppression of boron penetration for p+ stacked poly-Si gates by using inductively coupled N2 plasma treatment
    Cheng, HC
    Lai, WK
    Hwang, CC
    Juang, MH
    Chu, SC
    Liu, TF
    IEEE ELECTRON DEVICE LETTERS, 1999, 20 (10) : 535 - 537
  • [36] 1.5-V-Operation Ultralow Power Circuit of Poly-Si TFTs Fabricated Using the NAOS Method
    Kubota, Yasushi
    Matsumoto, Taketoshi
    Tsuji, Hiroshi
    Suzuki, Nobuhiko
    Imai, Shigeki
    Kobayashi, Hikaru
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (02) : 385 - 392
  • [37] Fabrication and properties of self-aligned double-gate poly-Si TFT
    Zhang, SD
    Chan, MS
    Han, RQ
    Guan, XL
    Liu, XY
    Wang, YY
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 1442 - 1445
  • [38] Characterization of poly-Si TFT variation using interdigitated method
    Huang, Shih-Che
    Tai, Ya-Hsiang
    SOLID-STATE ELECTRONICS, 2008, 52 (08) : 1170 - 1176
  • [39] Influence of preamorphization on the properties of shallow p+ n-junctions in silicon radiation detectors
    von Borany, J.
    Kogler, R.
    Nuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, 1993, A326 (1-2) : 42 - 46
  • [40] The fabrication and dry etching of poly-Si/TaN/Mo gate stack in the metal inserted poly-Si stack structure
    Li, Yongliang
    Xu, Qiuxia
    MICROELECTRONIC ENGINEERING, 2011, 88 (06) : 976 - 980