Investigation of converted p+ poly-Si gate formed by B18Hx+ cluster ion implantation

被引:0
|
作者
Hwang, Sun-Hwan [1 ]
Kim, D. S. [1 ]
Joo, Y. H. [1 ]
Oh, J. G. [1 ]
Lee, J. K. [1 ]
Jung, T. W. [1 ]
Cho, H. J. [1 ]
Sohn, Y. S. [1 ]
Sheen, D. S. [1 ]
Pyi, S. H.
Kim, Steve
Huh, T. H.
Krull, W. A. [2 ]
Cho, H. T. [2 ]
机构
[1] Hynix Semicond Inc, San 136-1 Amiri, Ichon 467701, Kyoungki, South Korea
[2] SemEquip Inc, N Billerica 01862, MA USA
来源
关键词
B18HX+; cluster boron; P+ poly;
D O I
暂无
中图分类号
O59 [应用物理学];
学科分类号
摘要
Conventional B+ or BF2+ implantation has a limitation in terms of throughput and energy contamination. Boron cluster implantation is one alternative to solve this problem. We have investigated the characteristics of B(18)H(X)(+)cluster ion implantation using p(+) poly-Si gated MOS capacitors. The B18HX+ cluster was implanted to n(+) poly-Si in order to convert to p(+) poly-Si with energy of 2.5keV and dose of 1.6E 16 similar to 2.0E 16 ions/cm(2). The improvement in the inversion capacitance (more then 3%) was observed in the case of cluster ion implantation. This result indicates less poly-silicon depletion effect. It was verified by TDS and SIMS that the hydrogen level of the by p(+) poly-Si gate implanted by the cluster ions, and then annealed, was similar to that of a sample implanted by conventional B+ ions. Thus, boron cluster implantation was proven to be more beneficial than the conventional B+ implantation for the capacitor performance.
引用
收藏
页码:163 / +
页数:2
相关论文
共 35 条
  • [1] Characterization of B2H6 plasma doping for converted p+ poly-Si gate
    Oh, Jae-Geun
    Lee, J. K.
    Hwang, S. H.
    Cho, H. J.
    Sohn, Y. S.
    Sheen, D. S.
    Pyi, S. H.
    Lee, S. W.
    Hahn, S. H.
    Jeon, Y. B.
    Fang, Z.
    Singh, V.
    ION IMPLANTATION TECHNOLOGY, 2006, 866 : 25 - +
  • [2] Improved Re-Crystallization of p+ Poly-Si Gates with Molecular Ion Implantation
    Lee, Jin-Ku
    Ju, Min-Ae
    Oh, Jae-Geun
    Hwang, Sun-Hwan
    Jeon, Seung-Joon
    Ku, Ja-Chun
    Park, Sungki
    Lee, Kyung-Won
    Kim, Steve
    Ra, Geum-Joo
    Reece, Ron
    Rubin, Leonard M.
    Krull, W. A.
    Cho, H. T.
    ION IMPLANTATION TECHNOLOGY 2008, 2008, 1066 : 395 - +
  • [3] Reverse annealing of P+/B+ ion shower doped poly-Si
    Jin, Beop-Jong
    Hong, Won-Eui
    Ro, Jae-Sang
    IMID/IDMC 2006: THE 6TH INTERNATIONAL MEETING ON INFORMATION DISPLAY/THE 5TH INTERNATIONAL DISPLAY MANUFACTURING CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2006, : 752 - 755
  • [4] Properties of the p+ poly-Si gate fabricated using the As preamorphization method
    Kim, Yeo Hwan
    Kwon, Sang Jik
    Chun, Kuk Jin
    Lee, Jong Duk
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 1994, 33 (5 A): : 2468 - 2473
  • [5] Study of forming a p+ poly-Si gate by inductively coupled nitrogen plasma nitridation of the stacked poly-Si layers
    Juang, MH
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2000, 18 (04): : 1937 - 1941
  • [6] Characterization of 4H-SiC PMOSFET with P+ Poly-Si Gate
    Hung, Chia-Lung
    Tsui, Bing-Yue
    2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT, 2023,
  • [7] Gate current and oxide reliability in p+ poly MOS capacitors with poly-Si and poly-Ge0.3Si0.7 gate material
    Salm, C
    Klootwijk, JH
    Ponomarev, Y
    Boos, PWH
    Gravesteijn, DJ
    Woerlee, PH
    IEEE ELECTRON DEVICE LETTERS, 1998, 19 (07) : 213 - 215
  • [8] Various effects of silicidation on shallow p+ junctions formed by BF2+ implantation into thin poly-Si films on Si substrates
    Juang, MH
    IEEE ELECTRON DEVICE LETTERS, 1999, 20 (07) : 348 - 350
  • [9] Ultrashallow (<10 nm) p+/n junction formed by B18H22 cluster ion implantation and excimer laser annealing
    Heo, Sungho
    Hwang, Hyunsang
    Cho, H. T.
    Krull, W. A.
    APPLIED PHYSICS LETTERS, 2006, 89 (24)
  • [10] Stress-induced leakage current in p+ poly MOS capacitors with poly-Si and Poly-Si0.7Ge0.3 gate material
    Houtsma, VE
    Holleman, J
    Salm, C
    Widdershoven, FP
    Woerlee, PH
    IEEE ELECTRON DEVICE LETTERS, 1999, 20 (07) : 314 - 316