Architectural power estimation based on behavior level profiling

被引：0
|
作者：
Univ of South Florida, Tampa, United States [1 ]
机构：
来源：
VLSI Des | / 3卷 / 255-270期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Using architectural-level tools to estimate power
    Frenkil, J
    COMPUTER DESIGN, 1996, 35 (10): : 127 - &
  • [22] New metrics for architectural level power performance evaluation
    Jia, LH
    Gao, YH
    Tenhunen, H
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 549 - 552
  • [23] Power estimation at the logic level
    Nebel, W
    LOW POWER DESIGN IN DEEP SUBMICRON ELECTRONICS, 1997, 337 : 135 - 177
  • [24] FAcET: Fast and Accurate Power/Energy Estimation Tool for CPU-GPU Platforms at Architectural-Level
    Rethinagiri, Santhosh Kumar
    Palomar, Oscar
    Arias Moreno, Javier
    Cristal, Adrian
    Unsal, Osman
    2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 209 - 214
  • [25] Power optimization of system-level address buses based on software profiling
    Fornaciari, W.
    Polentarutti, M.
    Sciuto, D.
    Silvano, C.
    Hardware/Software Codesign - Proceedings of the International Workshop, 2000, : 29 - 33
  • [26] Accurate GPU Power Estimation for Mobile Device Power Profiling
    Kim, Minyong
    Chung, Sung Woo
    2013 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2013, : 183 - 184
  • [27] Power macromodeling for high level power estimation
    Gupta, S
    Najm, FN
    DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 365 - 370
  • [28] Profiling an Architectural Simulator
    Taheri, Nedasadat
    Manely, Alexander
    Pang, Ahmni R.
    Alian, Mohammad
    2022 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS 2022), 2022, : 233 - 235
  • [29] Transaction-level modeling for architectural and power analysis of PowerPC and CoreConnect-based systems
    Nagu Dhanwada
    Reinaldo A. Bergamaschi
    William W. Dungan
    Indira Nair
    Paul Gramann
    William E. Dougherty
    Ing-Chao Lin
    Design Automation for Embedded Systems, 2005, 10 : 105 - 125
  • [30] Transaction-level modeling for architectural and power analysis of PowerPC and CoreConnect-based systems
    Dhanwada, Nagu
    Bergamaschi, Reinaldo A.
    Dungan, William W.
    Nair, Indira
    Gramann, Paul
    Dougherty, William E.
    Lin, Ing-Chao
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2005, 10 (2-3) : 105 - 125
12345