共 50 条
- [31] n A system-level power-estimation methodology based on IP-level modeling, power-level adjustment, and power accumulation ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 547 - 550
- [32] Register-transfer-level power estimation based on technology decomposition IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2003, 150 (05): : 411 - 415
- [33] Area time power estimation for FPGA based designs at a behavioral level ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 524 - 527
- [35] Wattch: A framework for architectural-level power analysis and optimizations PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2000, : 83 - 94
- [36] Combinatorial architectural level power optimization for a class of orthogonal transforms ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 70 - 75
- [37] High-level power estimation 1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 29 - 35
- [39] Artificial Neural Network Based Wireless Power Transfer Behavior Estimation 2019 IEEE SOUTHEASTCON, 2019,