Power estimation at the logic level

被引：0
|
作者：
Nebel, W
机构：
来源：
LOW POWER DESIGN IN DEEP SUBMICRON ELECTRONICS | 1997年 / 337卷
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：135 / 177
页数：43
相关论文
共 50 条
  • [1] Techniques for power estimation and optimization at the logic level: A survey
    Monteiro, J
    Devadas, S
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1996, 13 (2-3): : 259 - 276
  • [2] A fast and accurate method of power estimation for logic level networks
    Theodoridis, G
    Theoharis, S
    Soudris, D
    Goutis, C
    VLSI DESIGN, 2001, 12 (02) : 205 - 219
  • [3] Accurate logic-level power simulation using glitch filtering and estimation
    Tsai, WC
    Shung, CB
    Wang, DC
    APCCAS '96 - IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS '96, 1996, : 314 - 317
  • [4] RTL estimation of steering logic power
    Anton, C
    Bogliolo, A
    Civera, P
    Colonescu, I
    Macii, E
    Poncino, M
    INTEGRATED CIRCUIT DESIGN, PROCEEDINGS: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2000, 1918 : 36 - 46
  • [5] Reliability Estimation of Logic Circuits at the Transistor Level
    H. Jahanirad
    Circuits, Systems, and Signal Processing, 2021, 40 : 2507 - 2534
  • [6] Reliability Estimation of Logic Circuits at the Transistor Level
    Jahanirad, H.
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (05) : 2507 - 2534
  • [7] Interconnection length estimation at logic-level
    Martins, JB
    Moraes, F
    Reis, R
    14TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2001, : 98 - 102
  • [8] Inaccuracies in power estimation during logic synthesis
    Brand, D
    Visweswariah, C
    1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 388 - 394
  • [9] Power macromodeling for high level power estimation
    Gupta, S
    Najm, FN
    DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 365 - 370
  • [10] Power analysis for sequential circuits at logic level
    Schneider, PH
    Senn, MA
    Wurth, B
    EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, 1996, : 22 - 27
12345