共 50 条
- [21] Power estimation technique for Reed-Muller logic circuits ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 149 - 152
- [23] Leakage power estimation and minimization in Configurable Logic Block of FPGA 2008 INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION ENGINEERING, VOLS 1-3, 2008, : 270 - 274
- [24] A new approach on power estimation of CMOS sequential logic circuits 1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 488 - 491
- [25] New approach on power estimation of CMOS sequential logic circuits International Conference on Solid-State and Integrated Circuit Technology Proceedings, 1998, : 488 - 491
- [26] Power estimation at architecture level for embedded systems 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 476 - 479
- [27] A methodology for high level power estimation and exploration PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 420 - 425
- [28] High-level power estimation of FPGA 2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, 2007, : 925 - +
- [29] System-level power estimation and optimization 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 173 - 178
- [30] High Level Power Estimation Models for FPGAs 2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 7 - 12