Power analysis for sequential circuits at logic level

被引:1
|
作者
Schneider, PH [1 ]
Senn, MA [1 ]
Wurth, B [1 ]
机构
[1] SIEMENS AG,ZFE T SE 5,D-81730 MUNICH,GERMANY
关键词
D O I
10.1109/EURDAC.1996.558047
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
引用
下载
收藏
页码:22 / 27
页数:6
相关论文
共 50 条
  • [1] ANALYSIS OF SEQUENTIAL LOGIC CIRCUITS
    PAI, D
    LEWIN, D
    COMPUTER JOURNAL, 1974, 17 (01): : 64 - 68
  • [2] SEQUENTIAL LOGIC CIRCUITS RELIABILITY ANALYSIS
    Jahanirad, Hadi
    Mohammadi, Karim
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2012, 21 (05)
  • [3] POWER ESTIMATION METHODS FOR SEQUENTIAL LOGIC-CIRCUITS
    TSUI, CY
    MONTEIRO, J
    PEDRAM, M
    DEVADAS, S
    DESPAIN, AM
    LIN, B
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (03) : 404 - 416
  • [4] Power Reduction in Sequential Circuits Using Logic Styles
    Anne, J. Jennifer
    Batri, K.
    PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO'16), 2016,
  • [5] SEQUENTIAL LOGIC CIRCUITS
    MITYULSH.KG
    AUTOMATION AND REMOTE CONTROL, 1967, (08) : 1147 - &
  • [6] New approach on power estimation of CMOS sequential logic circuits
    Zhu, Ning
    Zhou, Run-de
    Yang, Xing-zi
    International Conference on Solid-State and Integrated Circuit Technology Proceedings, 1998, : 488 - 491
  • [7] A new approach on power estimation of CMOS sequential logic circuits
    Zhu, N
    Zhou, RD
    Yang, XZ
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 488 - 491
  • [8] A new precomputation architecture of sequential logic circuits for low power
    Xia, T
    Feng, JH
    Chen, ZJ
    Ji, LJ
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 2071 - 2074
  • [9] A sequential procedure for average power analysis of sequential circuits
    Yuan, LP
    Kang, SM
    1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 231 - 234
  • [10] DESIGN OF SEQUENTIAL LOGIC CIRCUITS
    WALKER, BS
    RADIO AND ELECTRONIC ENGINEER, 1974, 44 (01): : 45 - 49