共 50 条
- [31] Test response compaction for sequential logic circuits PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN & COMPUTER GRAPHICS, 1999, : 726 - 730
- [33] Deep State Encryption for Sequential Logic Circuits 2019 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2019), 2019, : 339 - 344
- [34] DESIGN OF PROGRAMMABLE SEQUENTIAL LOGIC-CIRCUITS ELECTRONIC ENGINEERING, 1977, 49 (588): : 45 - &
- [36] Adiabatic CPL circuits for sequential logic systems IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS,, 2006, : 713 - +
- [37] Detection and Masking of Trojan Circuits in Sequential Logic 2017 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2017,
- [39] Slice Analysis Based Bayesian Power Model for Sequential Circuits CHINESE JOURNAL OF ELECTRONICS, 2010, 19 (01): : 107 - 112
- [40] Average power analysis of sequential circuits using an autoregressive model Circuits, Systems and Signal Processing, 1998, 17 : 289 - 304