Power analysis for sequential circuits at logic level

被引：1
|
作者：
Schneider, PH [1 ]
Senn, MA [1 ]
Wurth, B [1 ]
机构：
[1] SIEMENS AG,ZFE T SE 5,D-81730 MUNICH,GERMANY
来源：
EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/EURDAC.1996.558047
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
引用
收藏
页码：22 / 27
页数：6
相关论文
共 50 条
  • [41] Symmetric Adiabatic Logic Circuits against Differential Power Analysis
    Choi, Byong-Deok
    Kim, Kyung Eun
    Chung, Ki-Seok
    Kim, Dong Kyue
    ETRI JOURNAL, 2010, 32 (01) : 166 - 168
  • [42] A module-level three-stage approach to the evolutionary design of sequential logic circuits
    Tao, Yanyun
    Zhang, Yuzhen
    Cao, Jian
    Huang, Yalong
    GENETIC PROGRAMMING AND EVOLVABLE MACHINES, 2013, 14 (02) : 191 - 219
  • [43] A module-level three-stage approach to the evolutionary design of sequential logic circuits
    Yanyun Tao
    Yuzhen Zhang
    Jian Cao
    Yalong Huang
    Genetic Programming and Evolvable Machines, 2013, 14 : 191 - 219
  • [44] Power optimization of multi-level logic circuits utilizing circuit symmetries
    Chung, KS
    Kim, TW
    Liu, CL
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2000, 87 (07) : 853 - 864
  • [45] A new method for low power design of two-level logic circuits
    Theodoridis, G
    Theoharis, S
    Soudris, D
    Goutis, C
    VLSI DESIGN, 1999, 9 (02) : 147 - 157
  • [46] A General Power Model of Differential Power Analysis Attacks to Static Logic Circuits
    Alioto, Massimo
    Poli, Massimo
    Rocchi, Santina
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (05) : 711 - 724
  • [47] Leakage Reduction of Power-Gating Sequential Circuits Based on Complementary Pass-transistor Adiabatic Logic Circuits
    Zhang, Weiqiang
    Zhang, Yu
    Shi Xuhua
    Hu, Jianping
    2010 INTERNATIONAL CONFERENCE ON INNOVATIVE COMPUTING AND COMMUNICATION AND 2010 ASIA-PACIFIC CONFERENCE ON INFORMATION TECHNOLOGY AND OCEAN ENGINEERING: CICC-ITOE 2010, PROCEEDINGS, 2010, : 282 - 285
  • [48] Logic Synthesis of Sequential Logic Circuits for Adiabatic Quantum-Flux-Parametron Logic
    Saito, Ro
    Ayala, Christopher L.
    Chen, Olivia
    Tanaka, Tomoyuki
    Tamura, Tomohiro
    Yoshikawa, Nobuyuki
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2021, 31 (05)
  • [49] Design and Analysis of Adiabatic Complex Sequential Logic Circuits in Sub-Threshold Regime for Ultra-Low Power Application
    Chanda, Manash
    Sinha, Diptansu
    Basak, Jeet
    Ganguli, Tanushree
    Sarkar, Chandan K.
    2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 1921 - 1926
  • [50] BDD-based logic partitioning for sequential circuits
    Kuo, MT
    Wang, YF
    Cheng, CK
    Fujita, M
    PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 607 - 612
12345