RTL estimation of steering logic power

Power dissipation due to the steering logic, that is, the multiplexer network and the interconnect, can usually account for a significant fraction of the total power budget. In this work, we present RTL power models for these two types of architectural elements. The multiplexer model leverages existing sealable models, and can be used for special complex types with re-configurable numbers of data bits and ways. The interconnect model is obtained by empirically relating capacitance circuit area, that is either estimated by means of statistical models or extracted from back-annotation information available at the gate level.