MEMORY COMPATIBLE LOGIC SCHEME FOR JOSEPHSON TUNNELING MEMORIES.

被引：0
|
作者：
Herrell, D.J.
Landman, B.S.
Zappe, H.H.
机构：
来源：
| 1607年 / 18期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
DATA STORAGE, CRYOELECTRIC
引用
收藏
相关论文
共 50 条
  • [41] A New Differential Logic-Compatible Multiple-Time Programmable Memory Cell
    Tsai, Yi-Hung
    Yang, Hsiao-Lan
    Lin, Wun-Jie
    Lin, Chrong Jung
    King, Ya-Chin
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (04)
  • [42] Non-Volatile Latch Compatible With Static and Dynamic CMOS for Logic in Memory Applications
    Verma, Shivam
    Paul, Ravneet
    Shukla, Mayank
    IEEE TRANSACTIONS ON MAGNETICS, 2022, 58 (04)
  • [43] Memory-efficient Error Correction Scheme for Flash Memories using GPU
    Subbiah, Arul K.
    Ogunfunmi, Tokunbo
    PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2018, : 118 - 122
  • [44] HIGH SPEED SENSE SCHEME FOR A BIT-ORGANIZED JOSEPHSON CACHE MEMORY.
    Beha, H.
    IBM technical disclosure bulletin, 1984, 27 (4 A): : 2211 - 2212
  • [45] ALL-REFRACTORY WEAK-LINK SQUIDS FOR USE IN JOSEPHSON LOGIC AND MEMORY APPLICATIONS
    JILLIE, DW
    KROGER, H
    IEEE TRANSACTIONS ON MAGNETICS, 1979, 15 (01) : 486 - 487
  • [46] A 65nm Logic-Compatible Embedded AND Flash Memory for In-Memory Computation of Artificial Neural Networks
    Mu, Junjie
    Kim, Bongjin
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [47] Logic-Compatible Embedded DRAM Architecture for Multifunctional Digital Storage and Compute-in-Memory
    Kim, Taehoon
    Chung, Yeonbae
    APPLIED SCIENCES-BASEL, 2024, 14 (21):
  • [48] A Logic-Compatible eDRAM Compute-In-Memory With Embedded ADCs for Processing Neural Networks
    Yu, Chengshuo
    Yoo, Taegeun
    Kim, Hyunjoon
    Kim, Tony Tae-Hyoung
    Chuan, Kevin Chai Tshun
    Kim, Bongjin
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (02) : 667 - 679
  • [49] A new laterally conductive bridge random access memory by fully CMOS logic compatible process
    Hsieh, Min-Che
    Chin, Yung-Wen
    Lin, Yu-Cheng
    Chih, Yu-Der
    Tsai, Kan-Hsueh
    Tsai, Ming-Jinn
    King, Ya-Chin
    Lin, Chrong Jung
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2014, 53 (04)
  • [50] A Fully Logic CMOS Compatible Non-Volatile Memory for Low Power IoT Applications
    Wang, Yu
    Xiang, Junhui
    Chen, Xianliang
    Yang, Tao
    Yan, Na
    Min, Hao
    PROCEEDINGS 2015 5TH INTERNATIONAL CONFERENCE ON THE INTERNET OF THINGS (IOT), 2015, : 98 - 103
12345