A new laterally conductive bridge random access memory by fully CMOS logic compatible process

被引：1

作者：

Hsieh, Min-Che ^{[1
]}

Chin, Yung-Wen ^{[1
]}

Lin, Yu-Cheng ^{[1
]}

Chih, Yu-Der ^{[2
]}

Tsai, Kan-Hsueh ^{[3
]}

Tsai, Ming-Jinn ^{[3
]}

King, Ya-Chin ^{[1
]}

Lin, Chrong Jung ^{[1
]}

机构：

[1] Natl Tsing Hua Univ, Inst Elect Engn, Microelect Lab, Hsinchu 300, Taiwan

[2] TSMC, Design Technol Div, Hsinchu 300, Taiwan

[3] Ind Technol Res Inst, Elect & Optoelect Res Lab, Hsinchu 31040, Taiwan

来源：

JAPANESE JOURNAL OF APPLIED PHYSICS | 2014年 / 53卷 / 04期

关键词：

D O I：

10.7567/JJAP.53.04ED10

中图分类号：

O59 [应用物理学];

学科分类号：

摘要：

This paper proposes a novel laterally conductive bridge random access memory (L-CBRAM) module using a fully CMOS logic compatible process. A contact buffer layer between the poly-Si and contact plug enables the lateral Ti-based atomic layer to provide on/off resistance ratio via bipolar operations. The proposed device reached more than 100 pulse cycles with an on/off ratio over 10 and very stable data retention under high temperature operations. These results make this Ti-based L-CBRAM cell a promising solution for advanced embedded multi-time programmable (MTP) memory applications. (C) 2014 The Japan Society of Applied Physics

引用

页数：5

共 50 条

[1] Demonstration of Conductive Bridging Random Access Memory (CBRAM) in logic CMOS process
Gopalan, C.
Ma, Y.
Gallo, T.
Wang, J.
Runnion, E.
Saenz, J.
Koushan, F.
Blanchard, P.
Hollmer, S.
SOLID-STATE ELECTRONICS, 2011, 58 (01) : 54 - 61
[2] MULTI-LEVEL OPERATION OF FULLY CMOS COMPATIBLE WOX RESISTIVE RANDOM ACCESS MEMORY (RRAM)
Chien, W. C.
Chen, Y. C.
Chang, K. P.
Lai, E. K.
Yao, Y. D.
Lin, P.
Gong, J.
Tsai, S. C.
Hsieh, S. H.
Chen, C. F.
Hsieh, K. Y.
Liu, R.
Lu, Chih-Yuan
2009 IEEE INTERNATIONAL MEMORY WORKSHOP, 2009, : 15 - +
[3] Complementary resistive switching behavior for conductive bridge random access memory
Zheng, Hao-Xuan
Chang, Ting-Chang
Chang, Kuan-Chang
Tsai, Tsung-Ming
Shih, Chih-Cheng
Zhang, Rui
Chen, Kai-Huang
Wang, Ming-Hui
Zheng, Jin-Cheng
Lo, Ikai
Wu, Cheng-Hsien
Tseng, Yi-Ting
Sze, Simon M.
APPLIED PHYSICS EXPRESS, 2016, 9 (06)
[4] A New 2T Contact Coupling Gate MTP Memory in Fully CMOS Compatible Process
Lien, Chiu-Wang
Wu, Haw-Yun
Tsai, Cheng-Wei
Huang, Chen-Mei
Chih, Yue-Der
Lee, Te-Liang
Lin, Chrong Jung
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (07) : 1899 - 1905
[5] A Fully Logic CMOS Compatible Non-Volatile Memory for Low Power IoT Applications
Wang, Yu
Xiang, Junhui
Chen, Xianliang
Yang, Tao
Yan, Na
Min, Hao
PROCEEDINGS 2015 5TH INTERNATIONAL CONFERENCE ON THE INTERNET OF THINGS (IOT), 2015, : 98 - 103
[6] Physical model of dynamic Joule heating effect for reset process in conductive-bridge random access memory
Pengxiao Sun
Ling Li
Nianduan Lu
Yingtao Li
Ming Wang
Hongwei Xie
Su Liu
Ming Liu
Journal of Computational Electronics, 2014, 13 : 432 - 438
[7] Impact of annealing environment on performance of InWZnO conductive bridge random access memory
Hsu, Chih-Chieh
Liu, Po-Tsun
Gan, Kai-Jhih
Ruan, Dun-Bao
Chiu, Yu-Chuan
Sze, Simon M.
VACUUM, 2021, 191
[8] Physical model of dynamic Joule heating effect for reset process in conductive-bridge random access memory
Sun, Pengxiao
Li, Ling
Lu, Nianduan
Li, Yingtao
Wang, Ming
Xie, Hongwei
Liu, Su
Liu, Ming
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2014, 13 (02) : 432 - 438
[9] An Analytical Model for the Forming Process of Conductive-Bridge Resistive-Switching Random-Access Memory
Lv, Shaoli
Wang, He
Zhang, Jinyu
Liu, Jun
Sun, Lingling
Yu, Zhiping
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (09) : 3166 - 3171
[10] Conductive Bridge Random Access Memory (CBRAM): Challenges and Opportunities for Memory and Neuromorphic Computing Applications
Abbas, Haider
Li, Jiayi
Ang, Diing Shenp
MICROMACHINES, 2022, 13 (05)

← 1 2 3 4 5 →