A new laterally conductive bridge random access memory by fully CMOS logic compatible process

被引：1

作者：

Hsieh, Min-Che ^{[1
]}

Chin, Yung-Wen ^{[1
]}

Lin, Yu-Cheng ^{[1
]}

Chih, Yu-Der ^{[2
]}

Tsai, Kan-Hsueh ^{[3
]}

Tsai, Ming-Jinn ^{[3
]}

King, Ya-Chin ^{[1
]}

Lin, Chrong Jung ^{[1
]}

机构：

[1] Natl Tsing Hua Univ, Inst Elect Engn, Microelect Lab, Hsinchu 300, Taiwan

[2] TSMC, Design Technol Div, Hsinchu 300, Taiwan

[3] Ind Technol Res Inst, Elect & Optoelect Res Lab, Hsinchu 31040, Taiwan

来源：

JAPANESE JOURNAL OF APPLIED PHYSICS | 2014年 / 53卷 / 04期

关键词：

D O I：

10.7567/JJAP.53.04ED10

中图分类号：

O59 [应用物理学];

学科分类号：

摘要：

This paper proposes a novel laterally conductive bridge random access memory (L-CBRAM) module using a fully CMOS logic compatible process. A contact buffer layer between the poly-Si and contact plug enables the lateral Ti-based atomic layer to provide on/off resistance ratio via bipolar operations. The proposed device reached more than 100 pulse cycles with an on/off ratio over 10 and very stable data retention under high temperature operations. These results make this Ti-based L-CBRAM cell a promising solution for advanced embedded multi-time programmable (MTP) memory applications. (C) 2014 The Japan Society of Applied Physics

引用

页数：5

共 50 条

[21] The Demonstration of Low-cost and Logic Process Fully-Compatible OTP Memory on Advanced HKMG CMOS with a Newly found Dielectric Fuse Breakdown
Hsieh, E. R.
Huang, Z. H.
Chung, Steve S.
Ke, J. C.
Yang, C. W.
Tsai, C. T.
Yew, T. R.
2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
[22] Logic compatible process technology for embedded atom switches in CMOS
Okamoto, Koichiro
Tada, Munehiro
Banno, Naoki
Iguchi, Noriyuki
Sakamoto, Toshitsugu
Hada, Hiromitsu
JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (05)
[23] Parallel Modeling Fully Coupled Multiphysics Process in Resistive Random Access Memory Array
Wang, Da-Wei
Zhu, Guodong
Xie, Hao
Yin, Wen-Yan
Chen, Wenchao
Zhao, Wen-Sheng
2019 IEEE MTT-S INTERNATIONAL CONFERENCE ON NUMERICAL ELECTROMAGNETIC AND MULTIPHYSICS MODELING AND OPTIMIZATION (NEMO 2019), 2019,
[24] A Unified Model of Metallic Filament Growth Dynamics for Conductive-Bridge Random Access Memory (CBRAM)
Qin, Shengjun
Zhang, Jinyu
Yu, Zhiping
2013 18TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2013), 2013, : 344 - 347
[25] Controllable quantized conductance for multilevel data storage applications using conductive bridge random access memory
Aga, Fekadu Gochole
Woo, Jiyong
Song, Jeonghwan
Park, Jaehyuk
Lim, Seokjae
Sung, Changhyuck
Hwang, Hyunsang
NANOTECHNOLOGY, 2017, 28 (11)
[26] Emulation of Biological Synapse Characteristics from Cu/AlN/TiN Conductive Bridge Random Access Memory
Cho, Hyojong
Kim, Sungjun
NANOMATERIALS, 2020, 10 (09) : 1 - 11
[27] Conductive bridge random access memory characteristics of SiCN based transparent device due to indium diffusion
Kumar, Dayanand
Aluguri, Rakesh
Chand, Umesh
Tseng, Tseung-Yuen
NANOTECHNOLOGY, 2018, 29 (12)
[28] Indium Diffusion Behavior and Application in HfO2-Based Conductive Bridge Random Access Memory
Zheng, Hao-Xuan
Shih, Chih-Cheng
Chang, Ting-Chang
Shih, Lin-Yi
Shih, Yao-Kai
Tseng, Yi-Ting
Chen, Wen-Chung
Huang, Wei-Chen
Yang, Chih-Cheng
Wu, Pei-Yu
Huang, Hui-Chun
Tsai, Tsung-Ming
Sze, Simon M.
PHYSICA STATUS SOLIDI-RAPID RESEARCH LETTERS, 2019, 13 (11):
[29] The Effect of Humidity on Reducing Forming Voltage in Conductive-Bridge Random Access Memory With an Alloy Electrode
Lin, Shih-Kai
Chen, Min-Chen
Chang, Ting-Chang
Lien, Chen-Hsin
Chang, Jing-Shuen
Wu, Cheng-Hsien
Tseng, Yi-Ting
Xu, You-Lin
Huang, Kai-Lin
Sun, Li-Chuan
Zhang, Yong-Ci
Chiu, Yu-Ju
Sze, Simon M.
IEEE ELECTRON DEVICE LETTERS, 2019, 40 (10) : 1606 - 1609
[30] Logic-in-memory application of CMOS compatible silicon nitride memristor
Kim, Dahye
Kim, Sunghun
Kim, Sungjun
CHAOS SOLITONS & FRACTALS, 2021, 153

← 1 2 3 4 5 →