MEMORY COMPATIBLE LOGIC SCHEME FOR JOSEPHSON TUNNELING MEMORIES.

被引：0
|
作者：
Herrell, D.J.
Landman, B.S.
Zappe, H.H.
机构：
来源：
| 1607年 / 18期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
DATA STORAGE, CRYOELECTRIC
引用
收藏
相关论文
共 50 条
  • [31] MEMORY AND LOGIC-CIRCUITS USING SEMICONDUCTOR-BARRIER JOSEPHSON JUNCTIONS
    LUM, WY
    CHAN, HW
    VANDUZER, T
    IEEE TRANSACTIONS ON MAGNETICS, 1977, 13 (01) : 48 - 51
  • [32] Modeling of RRAM With Embedded Tunneling Barrier and Its Application in Logic in Memory
    Lee, Jia-Wei
    Chiang, Meng-Hsueh
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2020, 8 : 1390 - 1396
  • [33] Quantum resonant tunneling effect and multi-value logic memory
    Li, Ruigang
    Wang, Jiannong
    Wang, Yuqi
    Dong, Wenfu
    Wu, Dexin
    International Conference on Solid-State and Integrated Circuit Technology Proceedings, 1998, : 588 - 589
  • [34] Quantum resonant tunneling effect and multi-value logic memory
    Li, RG
    Wang, JN
    Wang, YQ
    Dong, WF
    Wu, DX
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 588 - 589
  • [35] Design of Logic-Compatible Embedded DRAM using Gain Memory Cell
    Cheng, Weijie
    Cho, Jeong-Wook
    Chung, Yeonbae
    2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 196 - 199
  • [36] Multilevel Fully Logic-Compatible Latch Array for Computing-in-Memory
    Yeh, Ming-Shyue
    Wang, Ya-Ching
    Huang, Yao-Hung
    Shih, Jiaw-Ren
    Chih, Yue-Der
    Chang, Jonathan
    Lin, Chrong-Jung
    King, Ya-Chin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (04) : 2001 - 2008
  • [37] ELECTRICAL CHARACTERISTICS OF A 2-LEVEL SINGLE GROUND-PLANE INTERCONNECTION IN JOSEPHSON TUNNELING LOGIC
    YAO, YL
    IEEE TRANSACTIONS ON PARTS HYBRIDS AND PACKAGING, 1976, 12 (03): : 236 - 240
  • [38] March test for 3-coupling faults in random-access memories. A built-in self-testing logic design
    Caşcaval, Petru
    Silion, Radu
    WSEAS Transactions on Computers, 2007, 6 (02): : 215 - 222
  • [39] A Programmable Logic-in-memory (LiM) based on Magnetic Tunneling Junction (MTJ)
    Cho, Dooho
    Kim, Kyungmin
    Yoo, Changsik
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2018, 18 (05) : 586 - 592
  • [40] Logic-Compatible Embedded DRAM Design for Memory Intensive Low Power Systems
    Chun, Ki Chul
    Jain, Pulkit
    Kim, Chris H.
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 277 - 280
12345