Constrained state assignment of easily testable FSMs

被引：0
|
作者：
Avedillo, Maria J. [1 ]
Quintana, Jose M. [1 ]
Huertas, Jose L. [1 ]
机构：
[1] Centro Nacional de Microelectronica, Sevilla, Spain
来源：
Journal of Electronic Testing: Theory and Applications (JETTA) | 1995年 / 6卷 / 01期
关键词：
714.2 Semiconductor Devices and Integrated Circuits - 721.1 Computer Theory; Includes Computational Logic; Automata Theory; Switching Theory; Programming Theory - 721.2 Logic Elements - 723.1 Computer Programming - 723.2 Data Processing and Image Processing - 921.5 Optimization Techniques;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
8
引用
收藏
页码：133 / 138
相关论文
共 50 条
  • [41] DESIGN OF EASILY TESTABLE BIT-SLICED SYSTEMS
    SRIDHAR, T
    HAYES, JP
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1981, 28 (11): : 1046 - 1058
  • [42] SCHEME FOR DESIGNING CONCURRENT CHECKING AND EASILY TESTABLE PLAS
    TAO, DL
    LALA, PK
    HARTMANN, CRP
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1990, 137 (06): : 442 - 450
  • [43] A synthesisable VHDL model for an easily testable generalised multiplier
    Aziz, SM
    Basheer, CN
    Kamruzzaman, J
    FIRST IEEE INTERNATION WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2002, : 504 - 506
  • [44] An easily testable and reconfigurable pipeline for symmetric block ciphers
    Lee, Myeong-Hyeon
    Choi, Yoon-Hwa
    FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY, PROCEEDINGS, 2006, 4236 : 121 - 130
  • [45] EASILY TESTABLE DESIGN OF LARGE DIGITAL CIRCUITS.
    Funatsu, Shigehiro
    Wakatsuki, Nobuo
    Yamada, Akihiko
    NEC Research and Development, 1979, (54): : 49 - 55
  • [46] DESIGN OF EASILY TESTABLE ITERATIVE SYSTEMS OF COMBINATIONAL CELLS
    COY, W
    IEEE TRANSACTIONS ON COMPUTERS, 1979, 28 (05) : 367 - 371
  • [47] On incorporation of BIST for the synthesis of easily and fully testable controllers
    Mitra, S
    Mohan, CR
    Chaudhuri, PP
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 547 - 562
  • [48] VERY EASILY TESTABLE-DIAGNOSABLE SEQUENTIAL MACHINE
    BHATTACHARYYA, A
    ELECTRONICS LETTERS, 1979, 15 (06) : 190 - 191
  • [49] EASILY TESTABLE VLSI-CIRCUITS - DESIGN AND TEST PRINCIPLES
    MUCHA, J
    NACHRICHTENTECHNISCHE ZEITSCHRIFT, 1979, 32 (07): : 442 - 447
  • [50] EASILY TESTABLE AND RECONFIGURABLE 2-DIMENSIONAL SYSTOLIC ARRAYS
    KIM, JH
    REDDY, SM
    COMPUTING SYSTEMS, 1992, 7 (03): : 160 - 169
12345