Constrained state assignment of easily testable FSMs

被引：0
|
作者：
Avedillo, Maria J. [1 ]
Quintana, Jose M. [1 ]
Huertas, Jose L. [1 ]
机构：
[1] Centro Nacional de Microelectronica, Sevilla, Spain
来源：
Journal of Electronic Testing: Theory and Applications (JETTA) | 1995年 / 6卷 / 01期
关键词：
714.2 Semiconductor Devices and Integrated Circuits - 721.1 Computer Theory; Includes Computational Logic; Automata Theory; Switching Theory; Programming Theory - 721.2 Logic Elements - 723.1 Computer Programming - 723.2 Data Processing and Image Processing - 921.5 Optimization Techniques;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
8
引用
收藏
页码：133 / 138
相关论文
共 50 条
  • [31] On synthesis of easily testable (k, K) circuits
    Naidu, SR
    Chandru, V
    IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (11) : 1490 - 1494
  • [32] EASILY TESTABLE ITERATIVE LOGIC-ARRAYS
    WU, CW
    CAPPELLO, PR
    IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (05) : 640 - 652
  • [33] An Easily Testable Routing Architecture and Prototype Chip
    Inoue, Kazuki
    Koga, Masahiro
    Amagasaki, Motoki
    Iida, Masahiro
    Ichida, Yoshinobu
    Saji, Mitsuro
    Iida, Jun
    Sueyoshi, Toshinori
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2012, E95D (02): : 303 - 313
  • [34] Easily Testable Cellular Carry Lookahead Adders
    Dimitris Gizopoulos
    Mihalis Psarakis
    Antonis Paschalis
    Yervant Zorian
    Journal of Electronic Testing, 2003, 19 : 285 - 298
  • [35] On the design of fast, easily testable ALU's
    Blanton, RD
    Hayes, JP
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (02) : 220 - 223
  • [36] State Assignment and Polarity Selection for Low Dynamic Power and Testable Finite State Machine Synthesis
    Chaudhury, Saurabh
    Rao, J. Srinivas
    Chattopadhyay, Santanu
    JOURNAL OF LOW POWER ELECTRONICS, 2009, 5 (04) : 464 - 473
  • [37] Some classes of easily testable circuits in the Zhegalkin basis
    Borodina, Yulia V.
    DISCRETE MATHEMATICS AND APPLICATIONS, 2023, 33 (01): : 1 - 6
  • [38] DESIGN OF EASILY TESTABLE BIT-SLICED SYSTEMS
    SRIDHAR, T
    HAYES, JP
    IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (11) : 842 - 854
  • [39] EASILY TESTABLE SEQUENTIAL-MACHINES WITH EXTRA INPUTS
    FUJIWARA, H
    NAGAO, Y
    SASAO, T
    KINOSHITA, K
    IEEE TRANSACTIONS ON COMPUTERS, 1975, 24 (08) : 821 - 826
  • [40] EASILY TESTABLE GATE-LEVEL AND DCVS MULTIPLIERS
    TAKACH, AR
    JHA, NK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (07) : 932 - 942
12345