Relationship between plasma damage, SILC and gate-oxide reliability

被引：0

作者：

Cheung, K.P. ^{[1
]}

Lu, Q. ^{[1
]}

Ciampa, N.A. ^{[1
]}

Liu, C.T. ^{[1
]}

Chang, C.-P. ^{[1
]}

Colonell, J.I. ^{[1
]}

Lai, W.-Y.-C. ^{[1
]}

Liu, R. ^{[1
]}

Miner, J.F. ^{[1
]}

Vaidya, H. ^{[1
]}

Pai, C.-S. ^{[1
]}

Clemens, J.T. ^{[1
]}

机构：

[1] Bell Lab, Murray Hill, United States

来源：

International Symposium on Plasma Process-Induced Damage, P2ID, Proceedings | 1999年

关键词：

Electric breakdown - Electric potential - Electron traps - Gates (transistor) - Leakage currents - Plasma density - Radiation damage - Reliability;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

Charging damage continue to be a serious problem for ultra-thin gate-oxide when the high-density plasma is used. The present work demonstrates that even when low-density plasma is used, charging damage is also a serious problem for ultra-thin gate-oxide. Two issues are highlighted. First, it is shown that the early part of the stress induced leakage current (SILC) growth curve is dominated by latent defect recreation. Second, the impact of plasma-charging damage on scaled gate-oxide reliability can be assessed by measuring first the very low-level increase of SILC from large capacitors.

引用

页码：137 / 140

共 50 条

[21] Impacts of plasma process-induced damage on ultra-thin gate oxide reliability
Eriguchi, K
Yamada, T
Kosaka, Y
Niwa, M
1997 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 35TH ANNUAL, 1997, : 178 - 183
[22] Evaluation of charge passed through gate-oxide films using a charging damage measurement electrode
Watanabe, Seiichi
Sumiya, Masahiro
Tamura, Hitoshi
Yoshioka, Ken
Tokunaga, Takafumi
Mizutani, Tatsumi
2000, JJAP, Tokyo, Japan (39):
[23] Evaluation of charge passed through gate-oxide films using a charging damage measurement electrode
Watanabe, S
Sumiya, M
Tamura, H
Yoshioka, K
Tokunaga, T
Mizutani, T
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2000, 39 (2A): : 662 - 668
[24] High-voltage stress test paradigms of analog CMOS ICs for gate-oxide reliability enhancement
Khalil, MA
Wey, CL
19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 333 - 338
[25] PRACTICAL LIMITATIONS OF GATE-OXIDE THICKNESS MINIMIZATION IN THE MOSFET
HAN, YP
MIZE, JP
MOORE, BT
PINTO, J
WORLEY, R
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (11) : 1573 - 1574
[26] A new charge pump circuit dealing with gate-oxide reliability issue in low-voltage processes
Ker, MD
Chen, SL
Tsai, CS
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 321 - 324
[27] From wafer-level gate-oxide reliability towards ESD failures in advanced CMOS technologies
Kerber, A
Röhner, M
Wallace, C
O'Riain, L
Kerber, M
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (04) : 917 - 920
[28] Design of charge pump circuit with consideration of gate-oxide reliability in low-voltage CMOS processes
Ker, MD
Chen, SL
Tsai, CS
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (05) : 1100 - 1107
[29] Extreme-voltage stress vector generation of analog CMOS ICs for gate-oxide reliability enhancement
Khalil, MA
Wey, CL
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 348 - 357
[30] GATE-OXIDE INTEGRITY OF SILICON-ON-INSULATOR TRANSISTORS
KAMINS, TI
ELECTRONICS LETTERS, 1987, 23 (04) : 175 - 176

← 1 2 3 4 5 →