Study on planarization of silicon-wafer by CMP

被引:0
|
作者
Sasaki, Yoshiaki [1 ]
Aoyama, Hideki [1 ]
Inasaki, Ichiro [1 ]
Shibaya, Hiroshi [1 ]
机构
[1] Keio University, Department of System Design Eng., 3-14-1 Hiyoshi, Kohoku-ku, Yokohama-shi, Kanagawa 223-8522, Japan
关键词
Chemical mechanical polishing - Dielectric films - Finite element method - LSI circuits - Pressure distribution - Slurries;
D O I
10.1299/kikaic.68.3108
中图分类号
学科分类号
摘要
In order to make a highly integrated LSI, the circuits of patterned metal layers are constructed on a semiconductor-wafer as three-dimensional structure. In the processes of constructing three-dimensional circuits, the dielectric films that should be planarity before depositing patterned metal layers on it are made between the circuit layers. CMP (Chemical Mechanical Polish) is the most effective technology for planarizing semiconductor-wafer surfaces. For improving the functions and performance of a CMP machine, the various items such as polishing pressure, polishing pad, retainer ring, backing film and ingredients of slurry have to be taken into consideration. More efficient processing conditions for CMP and machine parameters to be designed are decided by know how and knowledge obtained by repeating basic experiments. However, since it takes much time and manpower to get them via experiments, it is required to determine by computer analyses. Since pressure applied on a semiconductor-wafer surface is the most essential factor about the rate of mechanical polish, it is indispensable to obtain pressure distribution on the wafer-surface in order to estimate the rate. In this paper, pressure distribution given to the wafer-surface is computed by FEM (Finite Element Method) to estimate the polishing rate in order to determine optimum machine parameters to be design.
引用
收藏
页码:3108 / 3114
相关论文
共 50 条
  • [1] THE SILICON-WAFER MARKET
    不详
    SOLID STATE TECHNOLOGY, 1992, 35 (06) : 126 - &
  • [2] SILICON-WAFER POLISHING
    LIU, FW
    CAO, GC
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1986, 133 (03) : C100 - C100
  • [3] DEVELOPMENT OF BONDED SILICON-WAFER
    HOSHI, T
    OGINO, M
    DENKI KAGAKU, 1989, 57 (04): : 321 - 325
  • [4] HYDROPHOBIC SILICON-WAFER BONDING
    TONG, QY
    SCHMIDT, E
    GOSELE, U
    REICHE, M
    APPLIED PHYSICS LETTERS, 1994, 64 (05) : 625 - 627
  • [5] ELECTRICAL INTERCONNECTION THROUGH SILICON-WAFER
    DUPEUX, T
    SIBUET, H
    DAUPHIN, PD
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1988, 135 (08) : C359 - C359
  • [6] THE EVOLUTION OF SILICON-WAFER CLEANING TECHNOLOGY
    KERN, W
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1990, 137 (06) : 1887 - 1892
  • [7] SILICON-WAFER CONSUMPTION - A REVISED FORECAST
    FITZGERALD, M
    SOLID STATE TECHNOLOGY, 1991, 34 (11) : 43 - 44
  • [8] A MODEL FOR THE SILICON-WAFER BONDING PROCESS
    STENGL, R
    TAN, T
    GOSELE, U
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1989, 28 (10): : 1735 - 1741
  • [9] CUTTING SILICON-WAFER COSTS FOR PHOTOVOLTAICS
    SCHMID, F
    KHATTAK, CP
    OPTICAL SPECTRA, 1981, 15 (05): : 65 - 67
  • [10] SILICON-WAFER INTEGRATED ENZYME REACTORS
    LAURELL, T
    DROTT, J
    ROSENGREN, L
    BIOSENSORS & BIOELECTRONICS, 1995, 10 (3-4): : 289 - 299