Study on planarization of silicon-wafer by CMP

被引:0
|
作者
Sasaki, Yoshiaki [1 ]
Aoyama, Hideki [1 ]
Inasaki, Ichiro [1 ]
Shibaya, Hiroshi [1 ]
机构
[1] Keio University, Department of System Design Eng., 3-14-1 Hiyoshi, Kohoku-ku, Yokohama-shi, Kanagawa 223-8522, Japan
来源
Nippon Kikai Gakkai Ronbunshu, C Hen/Transactions of the Japan Society of Mechanical Engineers, Part C | 2002年 / 68卷 / 10期
关键词
Chemical mechanical polishing - Dielectric films - Finite element method - LSI circuits - Pressure distribution - Slurries;
D O I
10.1299/kikaic.68.3108
中图分类号
学科分类号
摘要
In order to make a highly integrated LSI, the circuits of patterned metal layers are constructed on a semiconductor-wafer as three-dimensional structure. In the processes of constructing three-dimensional circuits, the dielectric films that should be planarity before depositing patterned metal layers on it are made between the circuit layers. CMP (Chemical Mechanical Polish) is the most effective technology for planarizing semiconductor-wafer surfaces. For improving the functions and performance of a CMP machine, the various items such as polishing pressure, polishing pad, retainer ring, backing film and ingredients of slurry have to be taken into consideration. More efficient processing conditions for CMP and machine parameters to be designed are decided by know how and knowledge obtained by repeating basic experiments. However, since it takes much time and manpower to get them via experiments, it is required to determine by computer analyses. Since pressure applied on a semiconductor-wafer surface is the most essential factor about the rate of mechanical polish, it is indispensable to obtain pressure distribution on the wafer-surface in order to estimate the rate. In this paper, pressure distribution given to the wafer-surface is computed by FEM (Finite Element Method) to estimate the polishing rate in order to determine optimum machine parameters to be design.
引用
收藏
页码:3108 / 3114
相关论文
共 50 条
  • [21] MINIMUM SILICON-WAFER THICKNESS FOR ID WAFERING
    CHEN, CP
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1982, 129 (12) : 2835 - 2837
  • [22] SILICON-WAFER PRODUCT DESIGN - CHALLENGES AND OPPORTUNITIES
    HUFF, HR
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (8B) : C457 - C457
  • [23] SILICON-WAFER DEFORMATION AFTER BACKSIDE GRINDING
    BLECH, I
    DANG, D
    SOLID STATE TECHNOLOGY, 1994, 37 (08) : 74 - 76
  • [24] THICKNESS CONSIDERATIONS IN DIRECT SILICON-WAFER BONDING
    TONG, QY
    GOSELE, U
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1995, 142 (11) : 3975 - 3979
  • [25] SILICON-WAFER BONDING VIA DESIGNED MONOLAYERS
    STEINKIRCHNER, J
    MARTINI, T
    REICHE, M
    KASTNER, G
    GOSELE, U
    ADVANCED MATERIALS, 1995, 7 (07) : 662 - 665
  • [26] SURFACE IMPURITIES ENCAPSULATED BY SILICON-WAFER BONDING
    ABE, T
    UCHIYAMA, A
    YOSHIZAWA, K
    NAKAZATO, Y
    MIYAWAKI, M
    OHMI, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1990, 29 (12): : L2315 - L2318
  • [27] EFFECTS OF VARIOUS CHEMISTRIES ON SILICON-WAFER CLEANING
    BECKER, DS
    SCHMIDT, WR
    PETERSON, CA
    BURKMAN, D
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 1984, 187 (APR): : 103 - INDE
  • [28] LOW-TEMPERATURE SILICON-WAFER BONDING
    QUENZER, HJ
    BENECKE, W
    SENSORS AND ACTUATORS A-PHYSICAL, 1992, 32 (1-3) : 340 - 344
  • [29] EVALUATION OF SILICON-WAFER SURFACE-ROUGHNESS
    SAMITSU, Y
    JOURNAL OF JAPANESE SOCIETY OF TRIBOLOGISTS, 1993, 38 (12) : 1066 - 1070
  • [30] SILICON-WAFER BONDING MECHANISM FOR SILICON-ON-INSULATOR STRUCTURES
    ABE, T
    TAKEI, T
    UCHIYAMA, A
    YOSHIZAWA, K
    NAKAZATO, Y
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1990, 29 (12): : L2311 - L2314