Study on planarization of silicon-wafer by CMP

被引:0
|
作者
Sasaki, Yoshiaki [1 ]
Aoyama, Hideki [1 ]
Inasaki, Ichiro [1 ]
Shibaya, Hiroshi [1 ]
机构
[1] Keio University, Department of System Design Eng., 3-14-1 Hiyoshi, Kohoku-ku, Yokohama-shi, Kanagawa 223-8522, Japan
来源
Nippon Kikai Gakkai Ronbunshu, C Hen/Transactions of the Japan Society of Mechanical Engineers, Part C | 2002年 / 68卷 / 10期
关键词
Chemical mechanical polishing - Dielectric films - Finite element method - LSI circuits - Pressure distribution - Slurries;
D O I
10.1299/kikaic.68.3108
中图分类号
学科分类号
摘要
In order to make a highly integrated LSI, the circuits of patterned metal layers are constructed on a semiconductor-wafer as three-dimensional structure. In the processes of constructing three-dimensional circuits, the dielectric films that should be planarity before depositing patterned metal layers on it are made between the circuit layers. CMP (Chemical Mechanical Polish) is the most effective technology for planarizing semiconductor-wafer surfaces. For improving the functions and performance of a CMP machine, the various items such as polishing pressure, polishing pad, retainer ring, backing film and ingredients of slurry have to be taken into consideration. More efficient processing conditions for CMP and machine parameters to be designed are decided by know how and knowledge obtained by repeating basic experiments. However, since it takes much time and manpower to get them via experiments, it is required to determine by computer analyses. Since pressure applied on a semiconductor-wafer surface is the most essential factor about the rate of mechanical polish, it is indispensable to obtain pressure distribution on the wafer-surface in order to estimate the rate. In this paper, pressure distribution given to the wafer-surface is computed by FEM (Finite Element Method) to estimate the polishing rate in order to determine optimum machine parameters to be design.
引用
收藏
页码:3108 / 3114
相关论文
共 50 条
  • [41] SILICON-WAFER FABRICATION AND (POTENTIAL) APPLICATIONS OF DIRECT-BONDED SILICON
    HAISMA, J
    MICHIELSEN, TM
    VANDERKRUIS, FJHM
    PHILIPS JOURNAL OF RESEARCH, 1995, 49 (1-2) : 65 - 89
  • [42] ULTRASONIC IN-PROCESS MEASUREMENT OF SILICON-WAFER THICKNESS
    TSUTSUMI, M
    ITO, Y
    MASUKO, M
    PRECISION ENGINEERING-JOURNAL OF THE AMERICAN SOCIETY FOR PRECISION ENGINEERING, 1982, 4 (04): : 195 - 199
  • [43] ANISOTROPIC (211) SILICON-WAFER ETCHING FOR BLAZED GRATINGS
    SPIERINGS, GACM
    VERHOEVEN, JFC
    DENBIGGELAAR, H
    GIJSBERS, TG
    PHILIPS JOURNAL OF RESEARCH, 1989, 44 (04) : 407 - 415
  • [44] HIGH CLEANLINESS CLEANING AND DRYING TECHNIQUE FOR SILICON-WAFER
    MISHIMA, H
    DENKI KAGAKU, 1988, 56 (11): : 920 - 923
  • [46] TUNNELING STRUCTURES FABRICATED BY SILICON-WAFER DIRECT BONDING
    STENGL, R
    AHN, KY
    MII, T
    YANG, WS
    GOSELE, U
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1989, 28 (12): : 2405 - 2412
  • [47] BEHAVIOR OF ULTRAFINE METALLIC PARTICLES ON SILICON-WAFER SURFACE
    MORINAGA, H
    FUTATSUKI, T
    OHMI, T
    FUCHITA, E
    ODA, M
    HAYASHI, C
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1995, 142 (03) : 966 - 970
  • [48] MICROVIALS ON A SILICON-WAFER FOR SAMPLE INTRODUCTION IN CAPILLARY ELECTROPHORESIS
    JANSSON, M
    EMMER, A
    ROERAADE, J
    LINDBERG, U
    HOK, B
    JOURNAL OF CHROMATOGRAPHY, 1992, 626 (02): : 310 - 314
  • [49] LIVING IN A MATERIAL WORLD - SILICON-WAFER INDUSTRY CONSOLIDATION
    WOOD, PM
    SOLID STATE TECHNOLOGY, 1989, 32 (02) : 37 - 38
  • [50] Planarization properties of an alkaline slurry without an inhibitor on copper patterned wafer CMP
    王辰伟
    刘玉岭
    田建颖
    牛新环
    郑伟艳
    岳红维
    Journal of Semiconductors, 2012, 33 (11) : 134 - 138