Design of quaternary adiabatic dynamic D flip-flop on switch-level

被引:0
|
作者
Wang, Peng-Jun [1 ]
Gao, Hong [1 ]
机构
[1] Institute of Circuits and Systems, Ningbo University, Ningbo 315211 Zhejiang, China
关键词
Compendex;
D O I
暂无
中图分类号
学科分类号
摘要
Timing circuits
引用
收藏
页码:264 / 270
相关论文
共 50 条
  • [21] Frequency Effect on SEU of D Flip-flop
    Dong, Pan
    Fan, Long
    Zheng, Hongchao
    Yue, Suge
    MECHANICAL AND AEROSPACE ENGINEERING, PTS 1-7, 2012, 110-116 : 3132 - 3137
  • [22] DUAL D FLIP-FLOP FORMS VCO
    XIA, YP
    ELECTRONIC DESIGN, 1992, 40 (19) : 89 - 89
  • [23] SEU Hardened D Flip-Flop Design with Low Area Overhead
    Yin, Chenyu
    Zhou, Yulun
    Liu, Hongxia
    Xiang, Qi
    MICROMACHINES, 2023, 14 (10)
  • [24] Design of ternary flip-flop and its transformation
    Fang, Zhenxian
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 1993, 21 (11): : 95 - 98
  • [25] D FLIP-FLOP BEATS CONTACT BOUNCE
    MANN, M
    ELECTRONIC ENGINEERING, 1974, 46 (562): : 23 - 23
  • [26] Prescaler using complementary clocking dynamic flip-flop
    Han, SH
    Youn, YS
    Kim, CS
    Yu, HK
    Park, MY
    ELECTRONICS LETTERS, 2003, 39 (09) : 709 - 710
  • [27] SEU Hardened Flip-Flop Based on Dynamic Logic
    Xuan, SheXiao
    Li, N.
    Tong, J.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2013, 60 (05) : 3932 - 3936
  • [28] Dynamic Synchronizer Flip-Flop Performance in FinFET Technologies
    Buckler, Mark
    Vaidya, Arpan
    Liu, Xiaobin
    Burleson, Wayne
    2014 EIGHTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), 2014, : 104 - 110
  • [29] Design of High-Speed Quaternary D Flip-Flop Based on Multiple-valued Current-mode
    Wu, Haixia
    Bai, Yilong
    Li, Xiaoran
    Wang, Yiming
    2020 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL, AUTOMATION AND MECHANICAL ENGINEERING, 2020, 1626
  • [30] High-performance quaternary latch and D-Type flip-flop with selective outputs
    Safipoor, Fatemeh
    Mirzaee, Reza Faghih
    Zare, Mahdi
    MICROELECTRONICS JOURNAL, 2021, 113