Design of quaternary adiabatic dynamic D flip-flop on switch-level

被引：0
|
作者：
Wang, Peng-Jun [1 ]
Gao, Hong [1 ]
机构：
[1] Institute of Circuits and Systems, Ningbo University, Ningbo 315211 Zhejiang, China
来源：
Shenzhen Daxue Xuebao (Ligong Ban)/Journal of Shenzhen University Science and Engineering | 2011年 / 28卷 / 03期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Timing circuits
引用
收藏
页码：264 / 270
相关论文
共 50 条
  • [31] SENSITIVITY OF DYNAMIC MOS FLIP-FLOP SENSE AMPLIFIERS
    NATORI, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (04) : 482 - 488
  • [32] OPTIMIZATION OF LATCHING PULSE FOR DYNAMIC FLIP-FLOP SENSORS
    LYNCH, WT
    BOLL, HJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (02) : 49 - 55
  • [33] Design of CMOS based D Flip-Flop with Different Low Power Techniques
    Bhardwaj, Aman
    Chauhan, Vedang
    Kumar, Manoj
    2019 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2019, : 834 - 839
  • [34] High-performance quaternary latch and D-Type flip-flop with selective outputs
    Safipoor, Fatemeh
    Faghih Mirzaee, Reza
    Zare, Mahdi
    Microelectronics Journal, 2021, 113
  • [35] Design and simulation of all optical shift registers using D flip-flop
    Ramachandran, Manohari
    Prince, Shanthi
    Kambham, Archana
    Maruthi, Naga
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2020, 62 (07) : 2427 - 2438
  • [36] Design and simulation of subwavelength plasmonic D flip-flop with state remaining feature
    Fereshteh Bagheri
    Mohammad Soroosh
    Optical and Quantum Electronics, 2023, 55 (5)
  • [37] Design and simulation of subwavelength plasmonic D flip-flop with state remaining feature
    Bagheri, Fereshteh
    Soroosh, Mohammad
    OPTICAL AND QUANTUM ELECTRONICS, 2023, 55 (05)
  • [38] Design and fabrication of nano-photonics-based all-optical flip-flop switch
    Asakawa, K.
    Nakamura, S.
    Watanabe, A.
    Ikeda, N.
    Watanabe, Y.
    Ozaki, N.
    Ohkouchi, S.
    Sugimoto, Y.
    2008 INTERNATIONAL CONFERENCE ON PHOTONICS IN SWITCHING, 2008, : 36 - +
  • [39] Modeling and optimized design of current mode MUX/XOR and D flip-flop
    Alioto, M
    Palumbo, G
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (05): : 452 - 461
  • [40] Using D flip-flop with reset terminal to design PFD in QCA nanotechnology
    Binaei, Reza
    Gholami, Mohammad
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2020, 107 (12) : 1940 - 1962
12345