Design of quaternary adiabatic dynamic D flip-flop on switch-level

被引：0
|
作者：
Wang, Peng-Jun [1 ]
Gao, Hong [1 ]
机构：
[1] Institute of Circuits and Systems, Ningbo University, Ningbo 315211 Zhejiang, China
来源：
Shenzhen Daxue Xuebao (Ligong Ban)/Journal of Shenzhen University Science and Engineering | 2011年 / 28卷 / 03期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Timing circuits
引用
收藏
页码：264 / 270
相关论文
共 50 条
  • [41] Design and simulation of a compact graphene-based plasmonic D flip-flop
    Bagheri, F.
    Soroosh, M.
    Haddadan, F.
    Seifi-Kavian, Y.
    OPTICS AND LASER TECHNOLOGY, 2022, 155
  • [42] A Controllable Setup and Propagation Delay Flip-Flop Design
    Giron-Allende, Alexandro
    Avendano, Victor
    Martinez-Guerrero, Esteban
    2015 16TH LATIN-AMERICAN TEST SYMPOSIUM (LATS), 2015,
  • [43] Study on design of a flip-flop with asymmetrical noise immunity
    Tsukagoshi, Tsuneo
    Nitta, Shuichi
    Mutoh, Atsuo
    Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi), 2001, 84 (03): : 12 - 20
  • [44] A MOS approach to CMOS DET flip-flop design
    Varma, P
    Panwar, BS
    Chakraborty, A
    Kapoor, D
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2002, 49 (07) : 1013 - 1016
  • [45] Design of arbitrary value flip-flop circuit and register
    Chen, Shu-Kai
    Lin, Gang
    Changsha Dianli Xueyuan Xuebao/Journal of Changsha University of Electric Power, 2002, 17 (03):
  • [46] Improved self-blocking flip-flop design
    Xu, Daiguo
    Xu, Shiliu
    Wang, Yuxin
    ELECTRONICS LETTERS, 2016, 52 (14) : 1207 - 1208
  • [47] Reduced setup time static D flip-flop
    Zhou, J
    Liu, J
    Zhou, D
    ELECTRONICS LETTERS, 2001, 37 (05) : 279 - 280
  • [48] Design Of Low Voltage Flip-flop Based On Complementary Pass-Transistor Adiabatic Logic Circuit
    Bhutada, Dhirajkumar S.
    2016 WORLD CONFERENCE ON FUTURISTIC TRENDS IN RESEARCH AND INNOVATION FOR SOCIAL WELFARE (STARTUP CONCLAVE), 2016,
  • [49] NOISE-IMMUNITY OF CAPACITIVE SWITCH IMPROVES WITH FLIP-FLOP INTERFACE
    HINIKER, T
    ELECTRONIC DESIGN, 1978, 26 (15) : 98 - 98
  • [50] A study on design of a flip-flop with asymmetrical noise immunity
    Tsukagoshi, T
    Nitta, S
    Mutoh, A
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 2001, 84 (03): : 12 - 20
12345