Implementation of the clock edge controllable dual edge-triggered D flip-flop using the cellular neural network

被引:0
|
作者
机构
[1] [1,Liu, Yan-Yi
[2] Liu, Wen-Bo
[3] Yuan, Xiao-Zheng
来源
Liu, Y.-Y. (yyliu@njfu.edu.cn) | 1600年 / Beijing University of Posts and Telecommunications卷 / 36期
关键词
Clocks - Timing circuits - Flip flop circuits - Boolean functions - Electric network analysis;
D O I
10.13190/j.jbupt.2013.05.023
中图分类号
学科分类号
摘要
A clock edge controllable dual edge-triggered D flip-flop is presented using the cellular neural network (CNN). Based on analysis of the relevance of uncoupled CNN and linear separable boolean function, a fundamental approach to implement logical circuit with uncoupled CNN is described. Implementation of the new D flip-flop circuit also is discussed. Different from traditional D flip-flop, this new method is a reconfigurable component, which can implement the up edge-triggered D flip-flop; the down edge-triggered and the dual edge-triggered respectively only by changing the gene parameters of CNN. Thus, a new method to design the reconfigurable logical circuit is created.
引用
下载
收藏
相关论文
共 50 条
  • [21] Low-power Design of Double Edge-triggered Static SOI D Flip-flop
    Xing, Wan
    Song, Jia
    Gang, Du
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 189 - 194
  • [22] Design of low-power double edge-triggered flip-flop circuit
    Chien-Cheng, Yu
    ICIEA 2007: 2ND IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-4, PROCEEDINGS, 2007, : 2054 - 2057
  • [23] Quaternary Edge-Triggered Flip-Flop with Neuron-MOS Literal Circuit
    Hang, Guoqiang
    Zhou, Xuanchang
    Yang, Yang
    Hu, Xiaohui
    You, Xiaohu
    2013 NINTH INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION (ICNC), 2013, : 1743 - 1747
  • [24] A low-power static dual edge-triggered flip-flop using an output-controlled discharge configuration
    Phyu, MW
    Goh, WL
    Yeo, KS
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2429 - 2432
  • [25] Timing Analysis of Dual-Edge-Triggered Flip-Flop Based Circuits with Clock Gating
    Oh, Chungki
    Kim, Sangmin
    Shin, Youngsoo
    2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2009, : 59 - 62
  • [26] Dual-edge triggered sense amplifier flip-flop for resonant clock distribution networks
    Esmaeili, S. E.
    Al-Khalili, A. J.
    Cowan, G. E. R.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2010, 4 (06): : 499 - 514
  • [27] EDGE-TRIGGERED R-S FLIP-FLOP BUILT WITHOUT CAPACITORS.
    Engholm, Rudy
    Electronic Design, 1974, 22 (03):
  • [28] ANALYSIS AND IMPLEMENTATION OF REVERSIBLE DUAL EDGE TRIGGERED D FLIP FLOP USING QUANTUM DOT CELLULAR AUTOMATA
    Singh, Rupali
    Pandey, Manoj Kumar
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2018, 14 (01): : 147 - 159
  • [29] DOUBLE-EDGE TRIGGERED FLIP-FLOP
    GHALLEY, JS
    ELECTRONIC ENGINEERING, 1985, 57 (705): : 16 - 16
  • [30] DOUBLE-EDGE TRIGGERED FLIP-FLOP
    ALDWORTH, CP
    ELECTRONIC ENGINEERING, 1985, 57 (703): : 36 - 36