共 50 条
- [21] Low-power Design of Double Edge-triggered Static SOI D Flip-flop CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 189 - 194
- [22] Design of low-power double edge-triggered flip-flop circuit ICIEA 2007: 2ND IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-4, PROCEEDINGS, 2007, : 2054 - 2057
- [23] Quaternary Edge-Triggered Flip-Flop with Neuron-MOS Literal Circuit 2013 NINTH INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION (ICNC), 2013, : 1743 - 1747
- [24] A low-power static dual edge-triggered flip-flop using an output-controlled discharge configuration 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2429 - 2432
- [25] Timing Analysis of Dual-Edge-Triggered Flip-Flop Based Circuits with Clock Gating 2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2009, : 59 - 62
- [26] Dual-edge triggered sense amplifier flip-flop for resonant clock distribution networks IET COMPUTERS AND DIGITAL TECHNIQUES, 2010, 4 (06): : 499 - 514
- [28] ANALYSIS AND IMPLEMENTATION OF REVERSIBLE DUAL EDGE TRIGGERED D FLIP FLOP USING QUANTUM DOT CELLULAR AUTOMATA INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2018, 14 (01): : 147 - 159