Implementation of the clock edge controllable dual edge-triggered D flip-flop using the cellular neural network

被引:0
|
作者
机构
[1] [1,Liu, Yan-Yi
[2] Liu, Wen-Bo
[3] Yuan, Xiao-Zheng
来源
Liu, Y.-Y. (yyliu@njfu.edu.cn) | 1600年 / Beijing University of Posts and Telecommunications卷 / 36期
关键词
Clocks - Timing circuits - Flip flop circuits - Boolean functions - Electric network analysis;
D O I
10.13190/j.jbupt.2013.05.023
中图分类号
学科分类号
摘要
A clock edge controllable dual edge-triggered D flip-flop is presented using the cellular neural network (CNN). Based on analysis of the relevance of uncoupled CNN and linear separable boolean function, a fundamental approach to implement logical circuit with uncoupled CNN is described. Implementation of the new D flip-flop circuit also is discussed. Different from traditional D flip-flop, this new method is a reconfigurable component, which can implement the up edge-triggered D flip-flop; the down edge-triggered and the dual edge-triggered respectively only by changing the gene parameters of CNN. Thus, a new method to design the reconfigurable logical circuit is created.
引用
收藏
相关论文
共 50 条
  • [41] Design and Implementation of Enhanced Edge Triggered Flip-Flop for Low Power Dissipation
    Mathiazhagan, V.
    Ananthamoorthy, N. P.
    Venkatesh, C.
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2022, 17 (09) : 1261 - 1273
  • [42] Timing-Error-Detecting Dual-Edge-Triggered Flip-Flop
    Kazuteru Namba
    Takashi Katagiri
    Hideo Ito
    Journal of Electronic Testing, 2013, 29 : 545 - 554
  • [43] Timing-Error-Detecting Dual-Edge-Triggered Flip-Flop
    Namba, Kazuteru
    Katagiri, Takashi
    Ito, Hideo
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2013, 29 (04): : 545 - 554
  • [44] Low power dual-edge triggered flip-flop structure in quantum dot cellular automata
    Yang, X.
    Cai, L.
    Zhao, X.
    ELECTRONICS LETTERS, 2010, 46 (12) : 825 - U35
  • [45] Dual-pulse-clock double edge triggered flip-flop for low voltage and high speed application
    Cheng, KH
    Lin, YH
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 425 - 428
  • [46] Design and simulation of sequential circuits in quantum-dot cellular automata: Falling edge-triggered flip-flop and counter study
    Yang, Xiaokuo
    Cai, Li
    Zhao, Xiaohui
    Zhang, Nansheng
    MICROELECTRONICS JOURNAL, 2010, 41 (01) : 56 - 63
  • [47] A low-power edge-triggered and logic-embedded flip-flop using complementary pass transistor circuit
    Park, KT
    Mizukusa, T
    Won, HS
    Kurino, H
    Koyanagi, M
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (04) : 640 - 644
  • [48] Dual-edge triggered JK flip-flop with comprehensive analysis in quantum-dot cellular automata
    Zhang, Yongqiang
    Xie, Guangjun
    Lv, Hongjun
    JOURNAL OF ENGINEERING-JOE, 2018, (07): : 354 - 359
  • [49] An Overlap-Contention Free True-Single-Phase Clock Dual-Edge-Triggered Flip-Flop
    Bonetti, Andrea
    Teman, Adam
    Burg, Andreas
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1850 - 1853
  • [50] Low-power clock branch sharing double-edge triggered flip-flop
    Zhao, Peiyi
    McNeely, Jason
    Golconda, Pradeep
    Bayoumi, Magdy A.
    Barcenas, Robert A.
    Kuang, Weidong
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (03) : 338 - 345