Effective instruction fetch control mechanism for SMT processors

被引：0
|
作者：
College of Computer Science, Inner Mongolia University, Huhhot 010021, China [1 ]
不详 [2 ]
不详 [3 ]
机构：
来源：
Jisuanji Xuebao | 2006年 / 4卷 / 535-543期
关键词：
22;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] A modified instruction fetch control mechanism for SMT architecture
    Wang, Jing
    Zhang, Shengbing
    Zhang, Meng
    Huang, Xiaoping
    Pan Yongfeng
    TENCON 2007 - 2007 IEEE REGION 10 CONFERENCE, VOLS 1-3, 2007, : 924 - 927
  • [2] Using instruction fetch policy to control performance of a thread in SMT processors
    School of Computer Science, National University of Defense Technology, Changsha 410073, China
    Jisuanji Xuebao, 2008, 2 (309-317):
  • [3] Instantaneous IPC based instruction fetch policy for SMT processors
    College of Computer Science, Inner Mongolia University, Huhhot 010021, China
    不详
    Jisuanji Xuebao/Chinese Journal of Computers, 2007, 30 (04): : 629 - 637
  • [4] DLL-conscious instruction fetch optimization for SMT processors
    Mohamood, Fayez
    Ghosh, Mrinmoy
    Lee, Hsien-Hsin S.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2008, 54 (12) : 1089 - 1100
  • [5] A resource utilization based instruction fetch policy for SMT processors
    Weng, Lichen
    Liu, Chen
    MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (01) : 1 - 10
  • [6] Achieving Predictable Performance in SMT Processors by Instruction Fetch Policy
    Sun, Caixia
    Wang, Yongwen
    Xu, Jinbo
    COMPUTER ENGINEERING AND TECHNOLOGY, NCCET 2013, 2013, 396 : 186 - 197
  • [7] An effective instruction fetch policy for simultaneous multithreaded processors
    He, LQ
    Liu, ZY
    SEVENTH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND GRID IN ASIA PACIFIC REGION, PROCEEDINGS, 2004, : 162 - 168
  • [8] Instruction set architecture to control instruction fetch on pipelined processors
    Okamoto, S
    Sowa, M
    1997 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2: PACRIM 10 YEARS - 1987-1997, 1997, : 121 - 124
  • [9] Energy-effective instruction fetch unit for embedded processors
    Kim, Cheol Hong
    Hwang, Intae
    Chae, Changhyeon
    Choi, Daewon
    Jung, Taejin
    Chung, Sung Woo
    2008 5TH IEEE CONSUMER COMMUNICATIONS AND NETWORKING CONFERENCE, VOLS 1-3, 2008, : 734 - +
  • [10] An instruction fetch policy handling L2 cache misses in SMT processors
    Sun, Caixia
    Tang, Hongwei
    Zhang, Minxuan
    EIGHTH INTERNATIONAL CONFERENCE ON HIGH-PERFORMANCE COMPUTING IN ASIA-PACIFIC REGION, PROCEEDINGS, 2005, : 519 - 525
12345