共 50 条
- [2] Achieving Predictable Performance in SMT Processors by Instruction Fetch Policy COMPUTER ENGINEERING AND TECHNOLOGY, NCCET 2013, 2013, 396 : 186 - 197
- [3] Using instruction fetch policy to control performance of a thread in SMT processors Jisuanji Xuebao, 2008, 2 (309-317):
- [4] Effective instruction fetch control mechanism for SMT processors Jisuanji Xuebao, 2006, 4 (535-543):
- [5] An instruction fetch policy handling L2 cache misses in SMT processors EIGHTH INTERNATIONAL CONFERENCE ON HIGH-PERFORMANCE COMPUTING IN ASIA-PACIFIC REGION, PROCEEDINGS, 2005, : 519 - 525
- [6] Controlling performance of a time-critical thread in SMT processors by instruction fetch policy SEVENTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, 2006, : 217 - +
- [8] Enhancing DCache warn fetch policy for SMT processors PARALLEL AND DISTRIBUTED PROCESSING AND APPLICATIONS, 2005, 3758 : 216 - 223
- [9] An effective instruction fetch policy for simultaneous multithreaded processors SEVENTH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND GRID IN ASIA PACIFIC REGION, PROCEEDINGS, 2004, : 162 - 168
- [10] A memory-level parallelism aware fetch policy for SMT processors THIRTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2007, : 240 - +