Instantaneous IPC based instruction fetch policy for SMT processors

被引:0
|
作者
College of Computer Science, Inner Mongolia University, Huhhot 010021, China [1 ]
不详 [2 ]
机构
来源
关键词
Computer architecture - Multiprocessing programs - Multiprocessing systems;
D O I
暂无
中图分类号
学科分类号
摘要
Simultaneous Multithreaded Processors improve the instruction throughput by allowing fetching and executing instructions from several running threads simultaneously in each clock cycle. In this paper, first, the authors introduce simply several instruction fetch policies of SMT processors, and compare their performance on improving IPC of single running workload. Next, an ideal fetch model of instruction fetch policy is given, and a realistic policy named IPCBFP, based on the ideal model, is proposed and analyzed. This policy fetches instructions for a thread according to its instantaneous IPC value and its current instruction number in the instruction queue. Simulation results show that IPCBFP policy can improve the performances of the workloads dramatically. In two-thread and four-thread mix workload experiments, the speedups are 17% and 8% on average respectively. In addition, the sizes and the conflict rates of IQ on average in the experiments with the policy are small than that with ICOUNT. 2.8 policy, which is the best fetch policy up to date to our knowledge. And the authors' policy also has some advantages on the degradation of cache miss rates and TLB miss rates.
引用
收藏
页码:629 / 637
相关论文
共 50 条
  • [32] A spatially triggered dissipative resource distribution policy for SMT processors
    Chen, Hong-zhou
    Pan, Xue-zeng
    Ping, Ling-di
    Lu, Kui-jun
    Chen, Xiao-ping
    JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE A, 2008, 9 (08): : 1070 - 1082
  • [33] MOSI: A SMT microarchitecture based on VLIW processors
    Wan, Jiang-Hua
    Chen, Shu-Ming
    Jisuanji Xuebao/Chinese Journal of Computers, 2006, 29 (03): : 378 - 383
  • [34] Selection of the Register File Size and the Resource Allocation Policy on SMT Processors
    Alastruey, Jesus
    Monreal, Teresa
    Cazorla, Francisco
    Vinals, Victor
    Valero, Mateo
    20TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 2008, : 63 - +
  • [35] Improving IPC in Simultaneous Multi-Threading (SMT) Processors by Capping IQ Utilization According to Dispatched Memory Instructions
    Sahba, Amin
    Sahba, Ramin
    Lin, Wei-Ming
    2014 WORLD AUTOMATION CONGRESS (WAC): EMERGING TECHNOLOGIES FOR A NEW PARADIGM IN SYSTEM OF SYSTEMS ENGINEERING, 2014,
  • [36] Analysis of software-based recovery schemes for SMT processors
    Beyer, Lukas
    Fechner, Bernhard
    Keller, Joerg
    PROCEEDINGS OF THE 18TH IASTED INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING AND SYSTEMS, 2006, : 108 - +
  • [37] Shrinking L1 Instruction Caches to Improve Energy-Delay in SMT Embedded Processors
    Ferreron-Labari, Alexandra
    Ortin-Obon, Marta
    Suarez-Gracia, Dario
    Alastruey-Benede, Jesus
    Vinals-Yufera, Victor
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2013, 2013, 7767 : 256 - 267
  • [38] Diversification of processors based on redundancy in instruction set
    Ichikawa, Shuichi
    Sawada, Takashi
    Hata, Hisashi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (01) : 211 - 220
  • [39] Instruction Profiling Based Fetch Throttling for Wasted Dynamic Power Reduction
    Owahid, Abdullah A.
    John, Eugene B.
    2019 31ST INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2019), 2019, : 29 - 32
  • [40] Cool-fetch: A compiler-enabled IPC estimation based framework for energy reduction
    Unsal, OS
    Koren, I
    Krishna, CM
    Moritz, CA
    EIGHTH WORKSHOP ON INTERACTION BETWEEN COMPILERS AND COMPUTER ARCHITECTURES, PROCEEDINGS, 2004, : 43 - 52