Instantaneous IPC based instruction fetch policy for SMT processors

被引:0
|
作者
College of Computer Science, Inner Mongolia University, Huhhot 010021, China [1 ]
不详 [2 ]
机构
来源
关键词
Computer architecture - Multiprocessing programs - Multiprocessing systems;
D O I
暂无
中图分类号
学科分类号
摘要
Simultaneous Multithreaded Processors improve the instruction throughput by allowing fetching and executing instructions from several running threads simultaneously in each clock cycle. In this paper, first, the authors introduce simply several instruction fetch policies of SMT processors, and compare their performance on improving IPC of single running workload. Next, an ideal fetch model of instruction fetch policy is given, and a realistic policy named IPCBFP, based on the ideal model, is proposed and analyzed. This policy fetches instructions for a thread according to its instantaneous IPC value and its current instruction number in the instruction queue. Simulation results show that IPCBFP policy can improve the performances of the workloads dramatically. In two-thread and four-thread mix workload experiments, the speedups are 17% and 8% on average respectively. In addition, the sizes and the conflict rates of IQ on average in the experiments with the policy are small than that with ICOUNT. 2.8 policy, which is the best fetch policy up to date to our knowledge. And the authors' policy also has some advantages on the degradation of cache miss rates and TLB miss rates.
引用
收藏
页码:629 / 637
相关论文
共 50 条
  • [21] Analytical models and performance analyses of instruction fetch on superscalars processors
    Kim, S.-M.
    Lee, J.-W.
    Lee, S.-H.
    Choi, S.-B.
    IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2001, E84-A (06) : 1442 - 1453
  • [22] Reducing Instruction Fetch Energy in Multi-Issue Processors
    Gavin, Peter
    Whalley, David
    Sjaelander, Magnus
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2013, 10 (04)
  • [23] A dissipative resource distribution policy for SMT processors
    Chen, Hongzhou
    Ping, Lingdi
    Pan, Xuezeng
    Lu, Kuijun
    Chen, Xiaoping
    2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 2250 - 2257
  • [24] An exploration of instruction fetch requirement in out-of-order superscalar processors
    Michaud, P
    Seznec, A
    Jourdan, S
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2001, 29 (01) : 35 - 58
  • [25] Energy-effective instruction fetch unit for wide issue processors
    Aragón, JL
    Veidenbaum, AV
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2005, 3740 : 15 - 27
  • [26] An Exploration of Instruction Fetch Requirement in Out-of-Order Superscalar Processors
    Pierre Michaud
    André Seznec
    Stéphan Jourdan
    International Journal of Parallel Programming, 2001, 29 : 35 - 58
  • [27] Block based fetch engine for superscalar processors
    Wu, ZK
    Shieh, JJ
    COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2002, : 201 - 204
  • [28] Exploring instruction-fetch bandwidth requirement in wide-issue superscalar processors
    Michaud, Pierre
    Seznec, Andre
    Jourdan, Stephan
    Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT, 1999, : 2 - 10
  • [29] Adaptive instruction dispatching techniques for Simultaneous Multi-Threading (SMT) processors
    Debnath, Monobrata
    Lin, Wei-Ming
    John, Eugene
    COMPUTERS & ELECTRICAL ENGINEERING, 2012, 38 (06) : 1616 - 1626
  • [30] A spatially triggered dissipative resource distribution policy for SMT processors
    Hong-zhou Chen
    Xue-zeng Pan
    Ling-di Ping
    Kui-jun Lu
    Xiao-ping Chen
    Journal of Zhejiang University-SCIENCE A, 2008, 9 : 1070 - 1082