A spatially triggered dissipative resource distribution policy for SMT processors

被引:1
|
作者
Chen, Hong-zhou [1 ]
Pan, Xue-zeng [1 ]
Ping, Ling-di [1 ]
Lu, Kui-jun [1 ]
Chen, Xiao-ping [1 ]
机构
[1] Zhejiang Univ, Sch Comp Sci & Technol, Hangzhou 310027, Peoples R China
来源
关键词
simultaneous multithreading (SMT); resource distribution; dynamic optimization; dissipative structures;
D O I
10.1631/jzus.A0720083
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Programs take on changing behavior at runtime in a simultaneous multithreading (SMT) environment. How reasonably common resources are distributed among the threads significantly determines the throughput and fairness performance in SMT processors. Existing resource distribution methods either mainly rely on the front-end fetch policy, or make distribution decisions according to the limited information from the pipeline. It is difficult for them to efficiently catch the various resource requirements of the threads. This work presents a spatially triggered dissipative resource distribution (SDRD) policy for SMT processors. Its two parts, the self-organization mechanism that is driven by the real-time instructions per cycle (IPC) performance and the introduction of chaos that tries to control the diversity of trial resource distributions, work together to supply sustaining resource distribution optimization for changing program behavior. Simulation results show that SDRD with fine-grained diversity controlling is more effective than that with a coarse-grained one. And SDRD benefits much from its two well-coordinated parts, providing potential fairness gains as well as good throughput gains. Meanings and settings of important SDRD parameters are also discussed.
引用
收藏
页码:1070 / 1082
页数:13
相关论文
共 50 条
  • [1] A spatially triggered dissipative resource distribution policy for SMT processors
    Hong-zhou Chen
    Xue-zeng Pan
    Ling-di Ping
    Kui-jun Lu
    Xiao-ping Chen
    Journal of Zhejiang University-SCIENCE A, 2008, 9 : 1070 - 1082
  • [3] A dissipative resource distribution policy for SMT processors
    Chen, Hongzhou
    Ping, Lingdi
    Pan, Xuezeng
    Lu, Kuijun
    Chen, Xiaoping
    2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 2250 - 2257
  • [4] A resource utilization based instruction fetch policy for SMT processors
    Weng, Lichen
    Liu, Chen
    MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (01) : 1 - 10
  • [5] Selection of the Register File Size and the Resource Allocation Policy on SMT Processors
    Alastruey, Jesus
    Monreal, Teresa
    Cazorla, Francisco
    Vinals, Victor
    Valero, Mateo
    20TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 2008, : 63 - +
  • [6] The impact of resource partitioning on SMT processors
    Raasch, SE
    Reinhardt, SK
    12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 2003, : 15 - 25
  • [7] Dynamically controlled resource allocation in SMT processors
    Cazorla, FJ
    Ramirez, A
    Valero, M
    Fernández, E
    MICRO-37 2004: 37TH ANNUAL INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, 2004, : 171 - 182
  • [8] A Dynamic Resource Allocation Optimization for SMT Processors
    Chen, Hongzhou
    Ping, Lingdi
    Lu, Kuijun
    Jiang, Xiaoning
    INTERNATIONAL CONFERENCE ON FUTURE COMPUTER AND COMMUNICATIONS, PROCEEDINGS, 2009, : 353 - +
  • [9] An Adaptive Resource Partitioning Algorithm for SMT Processors
    Wang, Huaping
    Koren, Israel
    Krishna, C. Mani
    PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2008, : 230 - 239
  • [10] Enhancing DCache warn fetch policy for SMT processors
    Zhang, MX
    Sun, CX
    PARALLEL AND DISTRIBUTED PROCESSING AND APPLICATIONS, 2005, 3758 : 216 - 223