Critical loop memory-aware mapping onto coarse-grained reconfigurable architecture

被引：0
|
作者：
Yang, Ziyu [1 ]
Zhao, Peng [1 ]
Wang, Dawei [1 ]
Li, Sikun [1 ]
机构：
[1] College of Computer, National University of Defense Technology, Changsha 410073, China
来源：
Guofang Keji Daxue Xuebao/Journal of National University of Defense Technology | 2012年 / 34卷 / 06期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：46 / 53
相关论文
共 50 条
  • [31] Designing a coarse-grained reconfigurable architecture using loop self-pipelining
    Xu, Jinhui
    Wu, Guiming
    Dou, Yong
    Dong, Yazhuo
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2006, 4186 : 567 - 573
  • [32] Efficient Scheduling Mapping Algorithm for Row Parallel Coarse-Grained Reconfigurable Architecture
    Naijin Chen
    Zhen Wang
    Ruixiang He
    Jianhui Jiang
    Fei Cheng
    Chenghao Han
    Tsinghua Science and Technology, 2021, 26 (05) : 724 - 735
  • [33] Mapping applications on coarse-grained reconfigurable systems using architecture template modeling
    Wang, Dawei
    Cao, Yafei
    Yan, Ming
    Li, Sikun
    PROCEEDINGS OF 2007 10TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN AND COMPUTER GRAPHICS, 2007, : 557 - 560
  • [34] Efficient Scheduling Mapping Algorithm for Row Parallel Coarse-Grained Reconfigurable Architecture
    Chen, Naijin
    Wang, Zhen
    He, Ruixiang
    Jiang, Jianhui
    Cheng, Fei
    Han, Chenghao
    TSINGHUA SCIENCE AND TECHNOLOGY, 2021, 26 (05) : 724 - 735
  • [35] The Organization of On-Chip Data Memory in One Coarse-Grained Reconfigurable Architecture
    Wang, Yansheng
    Liu, Leibo
    Yin, Shouyi
    Zhu, Min
    Cao, Peng
    Yang, Jun
    Wei, Shaojun
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2013, E96A (11) : 2218 - 2229
  • [36] Register file architecture optimization in a coarse-grained reconfigurable architecture
    Kwok, Z
    Wilton, SJE
    FCCM 2005: 13TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2005, : 35 - 44
  • [37] REGIMap: Register-Aware Application Mapping on Coarse-Grained Reconfigurable Architectures (CGRAs)
    Hamzeh, Mahdi
    Shrivastava, Aviral
    Vrudhula, Sarma
    2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
  • [38] A Delay and Distance Aware Code Mapping Technique for Coarse-Grained Reconfigurable Array Processors
    Youn, Jonghee
    Cho, Doosan
    CONVERGENCE AND HYBRID INFORMATION TECHNOLOGY, 2012, 310 : 488 - +
  • [39] COARSE-GRAINED DYNAMICALLY RECONFIGURABLE ARCHITECTURE WITH FLEXIBLE RELIABILITY
    Alnajjar, Dawood
    Ko, Younghun
    Imagawa, Takashi
    Konoura, Hiroaki
    Hiromoto, Masayuki
    Mitsuyama, Yukio
    Hashimoto, Masanori
    Ochi, Hiroyuki
    Onoye, Takao
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 186 - +
  • [40] Reducing Configuration Contexts for Coarse-grained Reconfigurable Architecture
    Yin, Shouyi
    Yin, Chongyong
    Liu, Leibo
    Zhu, Min
    Wang, Yansheng
    Wei, Shaojun
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 121 - 124
12345