Critical loop memory-aware mapping onto coarse-grained reconfigurable architecture

被引：0
|
作者：
Yang, Ziyu [1 ]
Zhao, Peng [1 ]
Wang, Dawei [1 ]
Li, Sikun [1 ]
机构：
[1] College of Computer, National University of Defense Technology, Changsha 410073, China
来源：
Guofang Keji Daxue Xuebao/Journal of National University of Defense Technology | 2012年 / 34卷 / 06期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：46 / 53
相关论文
共 50 条
  • [21] A coarse-grained reconfigurable computing architecture with loop self-pipelining
    Yong Dou
    GuiMing Wu
    JinHui Xu
    XingMing Zhou
    Science in China Series F: Information Sciences, 2009, 52 : 575 - 587
  • [22] A coarse-grained reconfigurable computing architecture with loop self-pipelining
    DOU YongWU GuiMingXU JinHui ZHOU XingMing National Laboratory for Parallel Distributed ProcessingNational University of Defense TechnologyChangsha China
    Science in China(Series F:Information Sciences), 2009, 52 (04) : 575 - 587
  • [23] A coarse-grained reconfigurable computing architecture with loop self-pipelining
    Dou Yong
    Wu GuiMing
    Xu JinHui
    Zhou XingMing
    SCIENCE IN CHINA SERIES F-INFORMATION SCIENCES, 2009, 52 (04): : 575 - 587
  • [24] Optimizing Spatial Mapping of Nested Loop for Coarse-Grained Reconfigurable Architectures
    Liu, Dajiang
    Yin, Shouyi
    Peng, Yu
    Liu, Leibo
    Wei, Shaojun
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (11) : 2581 - 2594
  • [25] Coarse Grained Reconfigurable Architecture Loop Mapping Algorithm Based on Memory Partitioning and Path Reuse
    Zhang Xingming
    Yuan Kaijian
    Gao Yanzhao
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2018, 40 (06) : 1520 - 1524
  • [26] Mapping Multi-Domain Applications onto Coarse-Grained Reconfigurable Architectures
    Lee, Ganghee
    Choi, Kiyoung
    Dutt, Nikil D.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (05) : 637 - 650
  • [27] Mapping loops onto Coarse-grained reconfigurable array using genetic algorithm
    Zhou, L. (zhouli06@nudt.edu.cn), 1600, Springer Verlag (212):
  • [28] A Coarse-Grained Reconfigurable Architecture for a PRET Machine
    Siqueira, Hadley
    Kreutz, Marcio
    2018 VIII BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING (SBESC 2018), 2018, : 237 - 242
  • [29] Coarse-Grained Reconfigurable Computing with the Versat Architecture
    Lopes, Joao D.
    Vestias, Mario P.
    Duarte, Rui Policarpo
    Neto, Horacio C.
    de Sousa, Jose T.
    ELECTRONICS, 2021, 10 (06) : 1 - 23
  • [30] Regular mapping for coarse-grained reconfigurable architectures
    Hannig, F
    Dutta, H
    Teich, J
    2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS: DESIGN AND IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS INDUSTRY TECHNOLOGY TRACKS MACHINE LEARNING FOR SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING SIGNAL PROCESSING FOR EDUCATION, 2004, : 57 - 60
12345