共 50 条
- [1] A Parallel H.264 Encoder with CUDA: Mapping and Evaluation PROCEEDINGS OF THE 2012 IEEE 18TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS 2012), 2012, : 276 - 283
- [2] A highly parallel joint VLSI architecture for transforms in H.264/AVC JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 50 (01): : 19 - 32
- [3] A Highly Parallel Joint VLSI Architecture for Transforms in H.264/AVC Journal of Signal Processing Systems, 2008, 50 : 19 - 32
- [4] Parallel symbol architectures for H.264/AVC binary coder based on arithmetic coding PAR ELEC 2006: INTERNATIONAL SYMPOSIUM ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, PROCEEDINGS, 2006, : 380 - 385
- [5] Vlsi implementation of an entropy encoder for H.264/AVC baseline ICIEA 2008: 3RD IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, PROCEEDINGS, VOLS 1-3, 2008, : 1422 - 1425
- [6] An Efficient Parallel Algorithm for H.264/AVC Encoder PDCAT 2008: NINTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, 2008, : 66 - 69
- [7] An efficient parallel algorithm for H.264/AVC encoder Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2009, 37 (02): : 357 - 361
- [8] A real-time H.264/AVC VLSI encoder architecture Journal of Real-Time Image Processing, 2008, 3 : 43 - 59
- [10] A highly efficient parallel algorithm for H.264 video encoder 2006 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-13, 2006, : 5347 - 5350