A VLSI architecture evaluation of a syntax element level parallel arithmetic entropy coder for parallel H.264 encoder

被引：0
|
作者：
Chen, Sheng-Gang [1 ]
Chen, Shu-Ming [1 ]
Gu, Hui-Tao [1 ]
Liu, Yao [1 ]
机构：
[1] Computer School, National University of Defense Technology, Changsha, Hunan 410073, China
来源：
Tien Tzu Hsueh Pao/Acta Electronica Sinica | 2012年 / 40卷 / 02期
关键词：
Syntactics;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：400 / 405
相关论文
共 50 条
  • [21] Effective parallel processing architecture for deblocking filter in H.264
    Zhao, Yuexi
    Jiang, Anping
    Beijing Daxue Xuebao (Ziran Kexue Ban)/Acta Scientiarum Naturalium Universitatis Pekinensis, 2007, 43 (05): : 649 - 653
  • [22] A highly parallel architecture for deblocking filter in H.264/AVC
    Li, LF
    Goto, S
    Ikenaga, T
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2005, E88D (07) : 1623 - 1629
  • [23] A Parallel Intra Prediction Architecture for H.264 Video Decoding
    Wang, Xi
    Cui, Xiaoxin
    Yu, Dunshan
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 859 - 862
  • [24] GOP Level Parallelism on H.264 Video Encoder for Multicore Architecture
    Sankaraiah, S.
    Lam, H. S.
    Eswaran, C.
    Abdullah, Junaidi
    CIRCUITS, SYSTEM AND SIMULATION, 2011, 7 : 127 - 132
  • [25] Parallel processing architecture of H.264 adaptive deblocking filters
    Wei, Hu
    Lin, Tao
    Lin, Zheng-hui
    JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE A, 2009, 10 (08): : 1160 - 1168
  • [26] Analysis, fast algorithm, and VLSI architecture design for H.264/AVC intra frame coder
    Huang, YW
    Hsieh, BY
    Chen, TC
    Chen, LG
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2005, 15 (03) : 378 - 401
  • [27] Data level parallel method of streaming H.264 coding
    Wen, Min
    Ren, Ju
    Wu, Nan
    Su, Hua-You
    Xun, Chang-Qing
    Zhang, Chun-Yuan
    Guofang Keji Daxue Xuebao/Journal of National University of Defense Technology, 2011, 33 (03): : 66 - 71
  • [28] High-Performance VLSI Architecture of H.264/AVC CAVLD by Parallel Run before Estimation Algorithm
    Bae, Jongwoo
    Cho, Jinsoo
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2013, 29 (03) : 595 - 605
  • [29] Parallel 4x4 transform architecture based on bit extended arithmetic for H.264/AVC
    Hong, EP
    Jung, EG
    Fraz, H
    Har, DS
    ISSCS 2005: International Symposium on Signals, Circuits and Systems, Vols 1 and 2, Proceedings, 2005, : 95 - 98
  • [30] An Efficient Parallel Architecture for H.264/AVC Fractional Motion Estimation
    Zhao, Zhuo
    Liang, Ping
    INTELLIGENT INTERACTIVE MULTIMEDIA SYSTEMS AND SERVICES (IIMSS 2011), 2011, 11 : 133 - 141
12345