A VLSI architecture evaluation of a syntax element level parallel arithmetic entropy coder for parallel H.264 encoder

被引：0
|
作者：
Chen, Sheng-Gang [1 ]
Chen, Shu-Ming [1 ]
Gu, Hui-Tao [1 ]
Liu, Yao [1 ]
机构：
[1] Computer School, National University of Defense Technology, Changsha, Hunan 410073, China
来源：
Tien Tzu Hsueh Pao/Acta Electronica Sinica | 2012年 / 40卷 / 02期
关键词：
Syntactics;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：400 / 405
相关论文
共 50 条
  • [31] A High Performance Parallel Transform and Quantization Architecture for H.264 Decoder
    Hu, Xia-rong
    Liu, Bu-ming
    Zhang, Chi
    2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 1059 - 1060
  • [32] A Low-Cost and High Efficiency Entropy Encoder Architecture for H.264/AVC
    Thiele, Cristiano C.
    Vizzotto, Bruno B.
    Martins, Andre L. M.
    da Rosa, Vagner S.
    Bampi, Sergio
    2012 IEEE/IFIP 20TH INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP (VLSI-SOC), 2012, : 117 - 122
  • [33] Fast Rate Estimation for H.264/AVC CAVLC Encoder Based on Parallel Processing
    Li, Wei
    Jiang, Liangliang
    Yang, Fuzheng
    Ren, Guangliang
    2014 IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY (CIT), 2014, : 806 - 811
  • [34] A low-cost Exp_Golomb hardware architecture for H.264/AVC entropy coder
    Asma, Ben Hamida
    Salah, Dhahri
    Abdelkrim, Zitouni
    2018 30TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2018, : 84 - 87
  • [35] Parallel processing architecture of H.264 adaptive deblocking filters附视频
    Hu WEITao LINZhenghui LINDepartment of Electronic EngineeringShanghai Jiao Tong UniversityShanghai China
    Journal of Zhejiang University(Science A:An International Applied Physics & Engineering Journal), 2009, (08) : 1160 - 1168
  • [36] A high performance parallel architecture of H.264 intra prediction for motion estimation
    Dang, Philip
    REAL-TIME IMAGE PROCESSING 2008, 2008, 6811
  • [37] The Design and Evaluation of Hierarchical Multi-level Parallelisms for H.264 Encoder on Multi-core Architecture
    Wei, Haitao
    Yu, Junqing
    Li, Jiang
    COMPUTER SCIENCE AND INFORMATION SYSTEMS, 2010, 7 (01) : 189 - 200
  • [38] A Highly Efficient VLSI Architecture for H.264/AVC Level 5.1 CABAC Decoder
    Liao, Yuan-Hsin
    Li, Gwo-Long
    Chang, Tian-Sheuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2012, 22 (02) : 272 - 281
  • [39] Multi-grain parallel H.264 encoder for homogeneous multi-core architectures
    Yu, Jun-Qing
    Li, Jiang
    Wei, Hai-Tao
    Jisuanji Xuebao/Chinese Journal of Computers, 2009, 32 (06): : 1100 - 1109
  • [40] Parallel Processing Architecture for H.264 Deblocking Filter on Multi-core Platforms
    Prasad, Durga P.
    Sonachalam, Sekar
    Kunchamwar, Mangesh K.
    Gunupudi, Nageswara Rao
    IMAGE PROCESSING: ALGORITHMS AND SYSTEMS X AND PARALLEL PROCESSING FOR IMAGING APPLICATIONS II, 2012, 8295
12345