Design of parallel image compression circuits for high-speed CMOS image sensors

被引：0
|
作者：
Nishikawa, Yukinari [1 ]
Kawahito, Shoji [2 ]
Furuta, Masanori [2 ]
Tamura, Toshihiro [3 ]
机构：
[1] Graduate School of Electronic Science and Technology, Shizuoka University, 3-5-1 Johoku, Hamamatsu, 432-8011, Japan
[2] Research Institute of Electronics, Shizuoka University, 3-5-1 Johoku, Hamamatsu, 432-8011, Japan
[3] Photron Ltd., Chiyodafujimi BLDG., Fujimi, 1-1-8 Chiyodaku, Tokyo, 102-0071, Japan
来源：
Kyokai Joho Imeji Zasshi/Journal of the Institute of Image Information and Television Engineers | 2007年 / 61卷 / 03期
关键词：
13;
D O I：
10.3169/itej.61.369
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：369 / 377
相关论文
共 50 条
  • [31] High Speed Column-Parallel CDS/ADC Circuit with Nonlinearity Compensation for CMOS Image Sensors
    姚素英
    杨志勋
    赵士彬
    徐江涛
    Transactions of Tianjin University, 2011, (02) : 79 - 84
  • [32] High Speed Column-Parallel CDS/ADC Circuit with Nonlinearity Compensation for CMOS Image Sensors
    姚素英
    杨志勋
    赵士彬
    徐江涛
    Transactions of Tianjin University, 2011, 17 (02) : 79 - 84
  • [33] High speed column-parallel CDS/ADC circuit with nonlinearity compensation for CMOS image sensors
    Yao S.
    Yang Z.
    Zhao S.
    Xu J.
    Transactions of Tianjin University, 2011, 17 (2) : 79 - 84
  • [34] An input folding high speed cyclic ADC for column-parallel readout in CMOS image sensors
    Kaur, Amandeep
    Sarkar, Mukul
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 910 - 914
  • [35] 4+1-transistor pixel architecture for high-speed, high-resolution CMOS image sensors
    Xhakoni, A.
    Bello, D. San Segundo
    De Wit, P.
    Gielen, G.
    ELECTRONICS LETTERS, 2011, 47 (22) : 1221 - 1223
  • [36] High-Speed Parallel CRC Circuits
    Kennedy, Christopher
    Reyhani-Masoleh, Arash
    2008 42ND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-4, 2008, : 1823 - 1829
  • [37] ESD Protection Design for High-Speed Circuits in Nanoscale CMOS Process
    Lin, Chun-Yu
    Chang, Rong-Kun
    2016 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2016,
  • [38] Optimal design of power distribution network for high-speed CMOS circuits
    Formerly Shibaura Institute of Technology, 3-7-5 Toyosu, Koto-ku, Tokyo, Japan
    J. Jpn. Inst. Electron. Packag., 5 (337-343):
  • [39] A high-speed CMOS image sensor with a 11-bit column-parallel A/D converter
    Teymouri, Masood
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 74 (01) : 279 - 289
  • [40] A high-speed CMOS image sensor with a 11-bit column-parallel A/D converter
    Masood Teymouri
    Analog Integrated Circuits and Signal Processing, 2013, 74 : 279 - 289
12345