共 50 条
- [32] An implementation of 2D IDCT using AltiVec 2002 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I AND II, 2002, : 17 - 20
- [34] A low-power DCT IP core based on 2D algebraic integer encoding 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 765 - 768
- [35] An efficient IDCT processor design for HDTV applications JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2003, 33 (1-2): : 147 - 155
- [36] A low power 2-D DCT chip design using direct 2-D algorithm PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 145 - 150
- [38] Novel Low Power, High Speed Hardware Implementation of 1D DCT/IDCT Using Xilinx FPGA PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON COMPUTER TECHNOLOGY AND DEVELOPMENT, VOL 1, 2009, : 530 - 534
- [39] The design and implementation of DCT/IDCT chip with novel architecture ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 741 - 744
- [40] An Efficient IDCT Processor Design for HDTV Applications Journal of VLSI signal processing systems for signal, image and video technology, 2003, 33 : 147 - 155