A low power design of 2D DCT/IDCT processor

被引:0
|
作者
Li, Jing [1 ]
Shen, Bo [1 ]
机构
[1] State Key Laboratory of ASIC and System, Fudan University, Shanghai 200433, China
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:88 / 94
相关论文
共 50 条
  • [31] An optimized multiplierless hardware design of fast 2-D DCT/IDCT for image/video coding
    El Aakif, Mohamed
    Belkouch, Said
    Hassani, Moha M'rabet
    JOURNAL OF ELECTRICAL SYSTEMS, 2014, 10 (01) : 78 - 92
  • [32] An implementation of 2D IDCT using AltiVec
    Lu, SJ
    Zhang, J
    Zhang, X
    Zhao, CJ
    2002 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I AND II, 2002, : 17 - 20
  • [33] Hardware Efficient Architecture for 2D DCT and IDCT Using Taylor-Series Expansion of Trigonometric Functions
    Mukherjee, Debasish
    Mukhopadhyay, Susanta
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2020, 30 (08) : 2723 - 2735
  • [34] A low-power DCT IP core based on 2D algebraic integer encoding
    Fu, MY
    Jullien, GA
    Dimitrov, VS
    Ahmadi, M
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 765 - 768
  • [35] An efficient IDCT processor design for HDTV applications
    Guo, JI
    Yen, JC
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2003, 33 (1-2): : 147 - 155
  • [36] A low power 2-D DCT chip design using direct 2-D algorithm
    Chen, LG
    Jiu, JY
    Chang, HC
    Lee, YP
    Ku, CW
    PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 145 - 150
  • [37] An analog 2-D DCT processor
    Pankaala, Mikko
    Virtanen, Kati
    Paasio, Ari
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2006, 16 (10) : 1209 - 1216
  • [38] Novel Low Power, High Speed Hardware Implementation of 1D DCT/IDCT Using Xilinx FPGA
    Megalingam, Rajesh Kannan
    Sarma, Vineeth V.
    Krishnan, Venkat B.
    Mithun, M.
    Srikumar, Rahul
    PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON COMPUTER TECHNOLOGY AND DEVELOPMENT, VOL 1, 2009, : 530 - 534
  • [39] The design and implementation of DCT/IDCT chip with novel architecture
    Cheng, KH
    Huang, CS
    Lin, CP
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 741 - 744
  • [40] An Efficient IDCT Processor Design for HDTV Applications
    Jiun-In Guo
    Jui-Cheng Yen
    Journal of VLSI signal processing systems for signal, image and video technology, 2003, 33 : 147 - 155