A low power design of 2D DCT/IDCT processor

被引：0
|
作者：
Li, Jing [1 ]
Shen, Bo [1 ]
机构：
[1] State Key Laboratory of ASIC and System, Fudan University, Shanghai 200433, China
来源：
Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics | 2007年 / 27卷 / 01期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：88 / 94
相关论文
共 50 条
  • [21] A Design-Space Exploration Tool for Low-Power DCT and IDCT Hardware Accelerators
    Walters, E. George, III
    2012 IEEE 16TH INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS (ISCE), 2012,
  • [22] High-efficiency and low-power Architectures for 2-d DCT and IDCT based on CORDIC rotation
    Sung, Tze-Yun
    Shieh, Yaw-Shih
    Yu, Chun-Wang
    Hsin, Hsi-Chin
    SEVENTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, 2006, : 191 - +
  • [23] DCT/IDCT processor for HDTV developed with DSP silicon compiler
    Miyazaki, Takashi
    Nishitani, Takao
    Edahiro, Masato
    Ono, Ikuko
    Mitsuhashi, Kaoru
    Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 1993, 5 (2-3): : 151 - 158
  • [24] Micropipelined asynchronous discrete cosine transform (DCT/IDCT) processor
    Johnson, D
    Akella, V
    Stott, B
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (04) : 731 - 740
  • [25] DCT/IDCT PROCESSOR FOR HDTV DEVELOPED WITH DSP SILICON COMPILER
    MIYAZAKI, T
    NISHITANI, T
    EDAHIRO, M
    ONO, I
    MITSUHASHI, K
    JOURNAL OF VLSI SIGNAL PROCESSING, 1993, 5 (2-3): : 151 - 158
  • [26] Design and implementation of a novel linear-array DCT/IDCT processor with complexity of order log2 N
    Hsiao, SF
    Shiue, WR
    Tseng, JM
    IEE PROCEEDINGS-VISION IMAGE AND SIGNAL PROCESSING, 2000, 147 (05): : 400 - 408
  • [27] A 100-MHZ 2-D 8X8 DCT/IDCT PROCESSOR FOR HDTV APPLICATIONS
    MADISETTI, A
    WILLSON, AN
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1995, 5 (02) : 158 - 165
  • [28] A new design and implementation of 8x8 2-D DCT/IDCT
    Lee, YP
    Chen, LG
    Chen, MJ
    Ku, CW
    VLSI SIGNAL PROCESSING, IX, 1996, : 408 - 417
  • [29] DCT/IDCT Constant Geometry Array Processor for Codec on Display Panel
    You, Jaehee
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2018, 18 (04) : 403 - 422
  • [30] A high-performance low-power 2-D 8 x 8 IDCT processor with asynchronous pipeline
    Xu, M
    Jian, G
    Jie, C
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 290 - 293
12345