Realizing In-Memory Computing using Reliable Differential 8T SRAM for Improved Latency

被引：0
|
作者：
Dahiya, Ayush [1 ]
Mittal, Poornima [1 ]
Rohilla, Rajesh [1 ]
机构：
[1] Department of Electronics and Communication, Delhi Technological University, Delhi, New Delhi, India
来源：
ACM Transactions on Design Automation of Electronic Systems | 2024年 / 29卷 / 06期
关键词：
Static random access storage;
D O I：
10.1145/3696666
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Stack-Transistor Based Differential 8T SRAM Cell for Embedded Memory Applications
    Cheng, Weijie
    Zhou, Baolong
    Zheng, Huarong
    Chung, Yeonbae
    2012 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID STATE CIRCUIT (EDSSC), 2012,
  • [22] Testing of In-Memory-Computing 8T SRAMs
    Tsai, Tsai-Ling
    Li, Jin-Fu
    Hsu, Chun-Lung
    Sun, Chi-Tien
    2019 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2019,
  • [23] Low Power Ternary XNOR using 10T SRAM for In-Memory Computing
    Lee, Sanghyun
    Kim, Youngmin
    2022 19TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2022, : 352 - 353
  • [24] A novel 8T SRAM cell with improved read-SNM
    Sil, Abhijit
    Ghosh, Soumik
    Bayoumi, Magdy
    2007 IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS, 2007, : 253 - 256
  • [25] A Novel 8T SRAM Cell with Improved Read and Write Margins
    Li, Song
    Lin, Zhiting
    Zhang, Jiubai
    Peng, Yuchun
    Wu, Xiulong
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON APPLIED SCIENCE AND ENGINEERING INNOVATION, 2015, 12 : 679 - 682
  • [26] SEU Tolerance of FinFET 6T SRAM, 8T SRAM and DICE Memory Cells
    Sajit, Ahmed S.
    Turi, Michael A.
    2017 IEEE 7TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE IEEE CCWC-2017, 2017,
  • [27] An 8T Differential SRAM With Improved Noise Margin for Bit-Interleaving in 65 nm CMOS
    Anh-Tuan, Do
    Low, Jeremy Yung Shern
    Low, Joshua Yung Lih
    Kong, Zhi-Hui
    Tan, Xiaoliang
    Yeo, Kiat-Seng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (06) : 1252 - 1263
  • [28] The Optimization of Aging-aware 8T SRAM for FPGA Configuration Memory
    Li, Yifei
    Zhou, Yuxin
    Shu, Yuhao
    Chen, Hongyu
    Ha, Yajun
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [29] A Novel Single Ended 8T SRAM with Improved Noise Margins and Stability
    Narayan, Jay
    Sharma, R. K.
    2014 RECENT ADVANCES IN ENGINEERING AND COMPUTATIONAL SCIENCES (RAECS), 2014,
  • [30] Variation Tolerant Differential 8T SRAM Cell for Ultralow Power Applications
    Pal, Soumitra
    Islam, Aminul
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (04) : 549 - 558
12345