Realizing In-Memory Computing using Reliable Differential 8T SRAM for Improved Latency

被引：0
|
作者：
Dahiya, Ayush [1 ]
Mittal, Poornima [1 ]
Rohilla, Rajesh [1 ]
机构：
[1] Department of Electronics and Communication, Delhi Technological University, Delhi, New Delhi, India
来源：
ACM Transactions on Design Automation of Electronic Systems | 2024年 / 29卷 / 06期
关键词：
Static random access storage;
D O I：
10.1145/3696666
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] A Novel 8T XNOR-SRAM: Computing-in-Memory Design for Binary/Ternary Deep Neural Networks
    Alnatsheh, Nader
    Kim, Youngbae
    Cho, Jaeik
    Choi, Kyuwon Ken
    ELECTRONICS, 2023, 12 (04)
  • [32] Performance and Power Solutions for Caches Using 8T SRAM Cells
    Farahani, Mostafa
    Baniasadi, Amirali
    2012 IEEE/ACM 45TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE WORKSHOPS, 2012, : 74 - 80
  • [33] An 8T SRAM Cell with Improved ION/IOFF Ratio and with Faster Read Speed
    Goswami, Abhinandan
    Rajput, Amit Singh
    Sxena, Nikhil
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2020, 15 (1-2): : 127 - 136
  • [34] A Robust 8T FinFET SRAM Cell with Improved Stability for Low Voltage Applications
    Kushwah, C. B.
    Dwivedi, Devesh
    Sathisha, N.
    Rengarajan, Krishnan S.
    2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
  • [35] Massive MIMO Signal Detection using SRAM-based In-Memory Computing
    Kavishwar, Mihir
    Shanbhag, Naresh
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [36] K-Nearest Neighbor Hardware Accelerator Using In-Memory Computing SRAM
    Saikia, Jyotishman
    Yin, Shihui
    Jiang, Zhewei
    Seok, Mingoo
    Seo, Jae-sun
    2019 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2019,
  • [37] In-Memory Computing with 6T SRAM for Multi-operator Logic Design
    Dhakad, Narendra Singh
    Chittora, Eshika
    Raut, Gopal
    Sharma, Vishal
    Vishvakarma, Santosh Kumar
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2024, 43 (01) : 646 - 660
  • [38] In-Memory Computing with 6T SRAM for Multi-operator Logic Design
    Narendra Singh Dhakad
    Eshika Chittora
    Gopal Raut
    Vishal Sharma
    Santosh Kumar Vishvakarma
    Circuits, Systems, and Signal Processing, 2024, 43 : 646 - 660
  • [39] Robust and High-Performance 12-T Interlocked SRAM for In-Memory Computing
    Surana, Neelam
    Lavania, Mili
    Barma, Abhishek
    Mekie, Joycee
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1323 - 1326
  • [40] TAIM: Ternary Activation In-Memory Computing Hardware with 6T SRAM Array
    Kang, Nameun
    Kim, Hyungjun
    Oh, Hyunmyung
    Kim, Jae-Joon
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 1081 - 1086
12345