Digit-serial binary field multiplier based on Mastrovito multiplication

被引：0
|
作者：
Chen, Gang [1 ]
Bai, Guoqiang [1 ]
Chen, Hongyi [1 ]
机构：
[1] Institute of Microelectronics, Tsinghua University, Beijing 100084, China
来源：
Qinghua Daxue Xuebao/Journal of Tsinghua University | 2009年 / 49卷 / 10期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
7
引用
收藏
页码：1684 / 1687
相关论文
共 50 条
  • [21] Systolic and scalable architectures for digit-serial multiplication in fields GF(pm)
    Bertoni, G
    Guajardo, J
    Orlando, G
    PROGRESS IN CRYPTOLOGY -INDOCRYPT 2003, 2003, 2904 : 349 - 362
  • [22] Digit-Serial GNB Multiplier Based on TMVP Approach over GF(2m)
    Yang, Chun-Sheng
    Pan, Jeng-Shyang
    Lee, Chiou-Yng
    2013 SECOND INTERNATIONAL CONFERENCE ON ROBOT, VISION AND SIGNAL PROCESSING (RVSP), 2013, : 123 - 128
  • [23] Digit-serial systolic multiplier for finite fields GF(2m)
    Guo, JH
    Wang, CL
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1998, 145 (02): : 143 - 148
  • [24] Super Digit-Serial Systolic Multiplier Over GF(2m)
    Lee, Chiou-Yng
    2012 SIXTH INTERNATIONAL CONFERENCE ON GENETIC AND EVOLUTIONARY COMPUTING (ICGEC), 2012, : 509 - 513
  • [25] Low-latency digit-serial dual basis multiplier for lightweight cryptosystems
    Chiou, Che Wun
    Lee, Chiou-Yng
    Lin, Jim-Min
    Yeh, Yun-Chi
    Pan, Jeng-Shyang
    IET INFORMATION SECURITY, 2017, 11 (06) : 301 - 311
  • [26] Digit-serial multiplier design using skew-tolerant domino circuits
    Kim, S
    Sobelman, GE
    14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 356 - 360
  • [27] Digit-serial modular multiplication using skew-tolerant domino CMOS
    Kim, S
    Sobelman, GE
    2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING - VOL IV: SIGNAL PROCESSING FOR COMMUNICATIONS; VOL V: SIGNAL PROCESSING EDUCATION SENSOR ARRAY & MULTICHANNEL SIGNAL PROCESSING AUDIO & ELECTROACOUSTICS; VOL VI: SIGNAL PROCESSING THEORY & METHODS STUDENT FORUM, 2001, : 1173 - 1176
  • [28] Subquadratic Space Complexity Digit-Serial Multiplier over Binary Extension Fields using Toom-Cook Algorithm
    Lee, Chiou-Yng
    Meher, Pramod Kumar
    Lee, Wen-Yo
    2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 176 - 179
  • [29] Digit-serial fixed coefficient complex number multiplier-accumulator on FPGAs
    Sansaloni, T
    Valls, J
    Parhi, KK
    13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 236 - 240
  • [30] Multiple constant multiplication for digit-serial implementation of low power FIR filters
    Department of Electrical Engineering, Linköping University, SE-581 83 Linköping, Sweden
    WSEAS Trans. Circuits Syst., 2006, 7 (1001-1008):
12345