Digit-serial binary field multiplier based on Mastrovito multiplication

被引：0
|
作者：
Chen, Gang [1 ]
Bai, Guoqiang [1 ]
Chen, Hongyi [1 ]
机构：
[1] Institute of Microelectronics, Tsinghua University, Beijing 100084, China
来源：
Qinghua Daxue Xuebao/Journal of Tsinghua University | 2009年 / 49卷 / 10期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
7
引用
收藏
页码：1684 / 1687
相关论文
共 50 条
  • [41] Digit-Serial Pipeline Sorter Architecture
    Yun-Nan Chang
    Journal of Signal Processing Systems, 2010, 61 : 241 - 249
  • [42] A DIGIT-SERIAL COMPILER OPERATOR LIBRARY
    HARTLEY, R
    CORBETT, P
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 641 - 646
  • [43] Efficient digit-serial systolic multiplier for finite fields GF(2m)
    Kim, KW
    Lee, KJ
    Yoo, KY
    COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2001, : 205 - 208
  • [44] Digit-Serial Pipeline Sorter Architecture
    Chang, Yun-Nan
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2010, 61 (02): : 241 - 249
  • [45] A NEW DIGIT-SERIAL DIVIDER ARCHITECTURE
    BASHAGHA, AE
    IBRAHIM, MK
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1993, 75 (01) : 133 - 140
  • [46] Low-complexity digit-serial systolic Gaussian normal basis multiplier for curve-based cryptosystems
    Chiou, Che Wun
    Lee, Wen-Yo
    Lin, Jim-Min
    Yeh, Yun-Chi
    Lee, Chiou-Yng
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2015, 38 (02) : 191 - 199
  • [47] Low Register-Complexity Systolic Digit-Serial Multiplier Over GF(2(m)) Based on Trinomials
    Xie, Jiafeng
    Meher, Pramod Kumar
    Zhou, Xiaojun
    Lee, Chiou-Yng
    IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS, 2018, 4 (04): : 773 - 783
  • [48] Input-Output Scheduling and Control for Efficient FPGA Realization of Digit-Serial Multiplication Over Generic Binary Extension Fields
    Pradhan, Dibakar
    Meher, Pramod Kumar
    Meher, Bimal Kumar
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2024, 43 (12) : 7729 - 7749
  • [49] Digit-Serial Versatile Multiplier Based on a Novel Block Recombination of the Modified Overlap-Free Karatsuba Algorithm
    Lee, Chiou-Yng
    Xie, Jiafeng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (01) : 203 - 214
  • [50] Design of a digit-serial multiplier over GF(2m) using a karatsuba algorithm
    Lee, Trong-Yen
    Liu, Min-Jea
    Huang, Chia-Han
    Fan, Chia-Chen
    Tsai, Chia-Chun
    Wu, Haixia
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2019, 42 (07) : 602 - 612
12345