Digit-serial binary field multiplier based on Mastrovito multiplication

被引：0
|
作者：
Chen, Gang [1 ]
Bai, Guoqiang [1 ]
Chen, Hongyi [1 ]
机构：
[1] Institute of Microelectronics, Tsinghua University, Beijing 100084, China
来源：
Qinghua Daxue Xuebao/Journal of Tsinghua University | 2009年 / 49卷 / 10期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
7
引用
收藏
页码：1684 / 1687
相关论文
共 50 条
  • [31] DIGIT-SERIAL SQUARING ARCHITECTURE
    BASHAGHA, AE
    IBRAHIM, MK
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 1994, 4 (01) : 99 - 108
  • [32] Design Strategy for Digit Serial Multiplier based Binary Edwards Curve Scalar Multiplier Architectures
    Fournaris, Apostolos P.
    Dimopoulos, Charalambos
    Koufopavlou, Odysseas
    2017 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2017, : 221 - 228
  • [33] New Digit-Serial Three-Operand Multiplier over Binary Extension Fields for High-Performance Applications
    Lee, Chiou-Yng
    Fan, Chia-Chen
    Yuan, Shyan-Ming
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND APPLICATIONS (ICCIA), 2017, : 498 - 502
  • [34] Low-Power Design for a Digit-Serial Polynomial Basis Finite Field Multiplier Using Factoring Technique
    Namin, Shoaleh Hashemi
    Wu, Huapeng
    Ahmadi, Majid
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (02) : 441 - 449
  • [35] DIGIT-SERIAL PROCESSING TECHNIQUES
    HARTLEY, R
    CORBETT, P
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (06): : 707 - 719
  • [36] A New digit-serial systolic multiplier for finite fields GF(2m)
    Kim, KW
    Lee, KJ
    Yoo, KY
    2001 INTERNATIONAL CONFERENCES ON INFO-TECH AND INFO-NET PROCEEDINGS, CONFERENCE A-G: INFO-TECH & INFO-NET: A KEY TO BETTER LIFE, 2001, : E128 - E133
  • [37] The implementation of digit-serial FIR filters based on FPGA
    Li, L
    Lou, SQ
    Liu, XL
    Liu, J
    IEEE 2005 International Symposium on Microwave, Antenna, Propagation and EMC Technologies for Wireless Communications Proceedings, Vols 1 and 2, 2005, : 419 - 422
  • [38] High-performance digit-serial complex-number multiplier-accumulator
    Chang, YN
    Parhi, KK
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 211 - 213
  • [39] An efficient digit-serial systolic multiplier for finite fields GF(2m)
    Kim, CH
    Han, SD
    Hong, CP
    14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 361 - 365
  • [40] Digit-Serial Pipeline Sorter Architecture
    Yun-Nan Chang
    Journal of Signal Processing Systems, 2010, 61 : 241 - 249
12345