Effect of SiO2 Tunnel oxide thickness on electron tunneling mechanism in Si nanocrystal dots floating-gate memories

被引：0
|
作者：
Graduate School of Materials Science, Nara Institute of Science and Technology, 8916-5 Takayama, Ikoma, Nara 630-0192, Japan [1 ]
不详 [2 ]
机构：
来源：
Jpn J Appl Phys Part 1 Regul Pap Short Note Rev Pap | / 5 A卷 / 3997-3999期
关键词：
Floating-gate memory - Si nanocrystal dots - Side-wall PECVD;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
下载
收藏
相关论文
共 50 条
  • [1] Effect of SiO2 tunnel oxide thickness on electron tunneling mechanism in Si nanocrystal dots floating-gate memories
    Punchaipetch, Prakaipetch
    Ichikawa, Kazunori
    Uraoka, Yukiharu
    Fuyuki, Takashi
    Takahashi, Eiji
    Hayashi, Tsukasa
    Ogata, Kiyoshi
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (5A): : 3997 - 3999
  • [2] Experimental investigation of tunnel oxide thickness on charge transport through Si nanocrystal dot floating gate memories
    Punchaipetch, Prakaipetch
    Ichikawa, Kazunori
    Uraoka, Yukiharu
    Fuyuki, Takashi
    Tomyo, Atsushi
    Takahashi, Eiji
    Hayashi, Tsukasa
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2006, 24 (03): : 1271 - 1277
  • [3] Single electron effects and structural effects in ultrascaled silicon nanocrystal floating-gate memories
    Molas, G
    De Salvo, B
    Ghibaudo, G
    Mariolle, D
    Toffoli, A
    Buffet, N
    Puglisi, R
    Lombardo, S
    Deleonibus, S
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2004, 3 (01) : 42 - 48
  • [4] Evaluation of the degradation of floating-gate memories with Al2O3 tunnel oxide
    Buckley, J.
    Molas, G.
    Gely, M.
    Martin, F.
    Pananakakis, G.
    Bongiorno, C.
    Lombardo, S.
    ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 246 - +
  • [5] MEASUREMENT OF VERY LOW TUNNELING CURRENT-DENSITY IN SIO2 USING THE FLOATING-GATE TECHNIQUE
    FISHBEIN, B
    KRAKAUER, D
    DOYLE, B
    IEEE ELECTRON DEVICE LETTERS, 1991, 12 (12) : 713 - 715
  • [6] Characteristics of silicon nanocrystal floating gate memory using amorphous carbon/SiO2 tunnel barrier
    Baik, SJ
    Lim, KS
    APPLIED PHYSICS LETTERS, 2002, 81 (27) : 5186 - 5188
  • [7] A special study on the sensitivity of electron mobility with respect to the tunnel oxide thickness for a floating gate electron-tunneling mosfet
    Grado-Caffaro, MA
    Grado-Caffaro, M
    EUROPEAN PHYSICAL JOURNAL-APPLIED PHYSICS, 1999, 5 (01): : 1 - 2
  • [8] Determination of tunnel mass and physical thickness of gate oxide including poly-Si/SiO2 andSi/SiO2 interfacial transition layers
    Watanabe, Hiroshi
    Matsushita, Daisuke
    Muraoka, Kouichi
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (06) : 1323 - 1330
  • [9] An advanced tunnel oxide layer process for 65nm NOR floating-gate flash memories
    Chiu, Shengfen
    Xu, Yue
    Ji, Xiaoli
    Liao, Yiming
    Wu, Fuwei
    Yan, Feng
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2015, 30 (10)
  • [10] NONVOLATILE MEMORIES USING SINGLE ELECTRON TUNNELING EFFECTS IN SI QUANTUM DOTS INSIDE TUNNEL SILICON OXIDE
    Ohba, Ryuji
    ADVANCES IN MULTIFUNCTIONAL MATERIALS AND SYSTEMS II, 2014, 245 : 117 - 121
12345