Effect of SiO2 Tunnel oxide thickness on electron tunneling mechanism in Si nanocrystal dots floating-gate memories

被引：0
|
作者：
Graduate School of Materials Science, Nara Institute of Science and Technology, 8916-5 Takayama, Ikoma, Nara 630-0192, Japan [1 ]
不详 [2 ]
机构：
来源：
Jpn J Appl Phys Part 1 Regul Pap Short Note Rev Pap | / 5 A卷 / 3997-3999期
关键词：
Floating-gate memory - Si nanocrystal dots - Side-wall PECVD;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
下载
收藏
相关论文
共 50 条
  • [21] THE EFFECT OF GATE METAL AND SIO2 THICKNESS ON THE GENERATION OF DONOR STATES AT THE SI-SIO2 INTERFACE
    FISCHETTI, MV
    WEINBERG, ZA
    CALISE, JA
    JOURNAL OF APPLIED PHYSICS, 1985, 57 (02) : 418 - 425
  • [22] Memory effect in Si nanocrystal embedded SiO2 films
    Liu, Y
    Chen, TP
    Tse, MS
    Ho, PF
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 890 - 893
  • [23] Electron tunneling through SiO2/Si structures in scanning tunneling microscopy
    Inst. of Scientific and Indust. Res., Osaka University, 8-1, Mihogaoka, Ibaraki, Osaka 567-0047, Japan
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2001, 40 (08): : 5116 - 5120
  • [24] Electron tunneling through SiO2/Si structures in scanning tunneling microscopy
    Iwasaki, H
    Gotoh, M
    Sudoh, K
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2001, 40 (08): : 5116 - 5120
  • [25] Influence of ISSG tunnel oxide with decoupled plasma nitridation on erase characteristic of NOR-type floating-gate flash memories
    Xu, Yue
    Huang, Yang
    MICROELECTRONICS RELIABILITY, 2015, 55 (07) : 1126 - 1129
  • [26] Gate oxide integrity dependence on substrate characteristics and SiO2 thickness
    Bonoli, F
    Godio, P
    Borionetti, G
    Falster, R
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2001, 4 (1-3) : 145 - 148
  • [27] Simulation of Charge-Trapping Effect on Floating Gate Si/Ge/Si Quantum Dots MOSFET Memory with High-κ Tunnel Oxide
    Aji, Adha Sukma
    Darma, Yudi
    PROCEEDINGS OF 2013 3RD INTERNATIONAL CONFERENCE ON INSTRUMENTATION, COMMUNICATIONS, INFORMATION TECHNOLOGY, AND BIOMEDICAL ENGINEERING (ICICI-BME), 2013, : 269 - 272
  • [28] Effect of PECVD Gate SiO2 Thickness on the Poly-Si/SiO2 Interface in Low-Temperature Polycrystalline Silicon TFTs
    Jungmin Park
    Pyungho Choi
    Soonkon Kim
    Bohyeon Jeon
    Jongyoon Lee
    Byoungdeog Choi
    Journal of Electrical Engineering & Technology, 2021, 16 : 1027 - 1033
  • [29] Effect of SiO2/Si interface roughness on gate current
    Mao, LF
    Yang, Y
    Wei, JL
    Zhang, HQ
    Xu, MZ
    Tan, CH
    MICROELECTRONICS RELIABILITY, 2001, 41 (11) : 1903 - 1907
  • [30] Effect of PECVD Gate SiO2 Thickness on the Poly-Si/SiO2 Interface in Low-Temperature Polycrystalline Silicon TFTs
    Park, Jungmin
    Choi, Pyungho
    Kim, Soonkon
    Jeon, Bohyeon
    Lee, Jongyoon
    Choi, Byoungdeog
    JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2021, 16 (02) : 1027 - 1033
12345