An analytical I-V model of SiC double-gate junctionless MOSFETs

被引：0

作者：

Li, Yi ^{[1
]}

Zhou, Tao ^{[1
]}

Guo, Zixuan ^{[1
]}

Yang, Yuqiu ^{[1
]}

Wu, Junyao ^{[1
]}

Cai, Huan ^{[1
]}

Wang, Jun ^{[1
]}

Yin, Jungang ^{[1
]}

Huang, Wenqing ^{[1
]}

Zhang, Miao ^{[1
]}

Hou, Nianxing ^{[1
]}

Liu, Qin ^{[2
]}

Deng, Linfeng ^{[1
]}

机构：

[1] College of Electrical and Information Engineering, Hunan University, Hunan, Asia, Changsha,410082, China

[2] The State Key Laboratory of Advanced Power Semiconductor Devices, Zhuzhou CRRC Times Semiconductor Co., LTD, Asia, Zhuzhou,412001, China

来源：

Microelectronics Journal | / 154卷

基金：

中国国家自然科学基金;

关键词：

Junction gate field effect transistors - MOS devices - Oxide semiconductors - Poisson distribution - Poisson equation - Semiconducting silicon compounds;

D O I：

10.1016/j.mejo.2024.106445

中图分类号：

学科分类号：

摘要：

引用

共 50 条

[31] Vertical double-gate MOSFETs
Moers, J
Trellenkamp, S
Marso, M
van der Hart, A
Mantl, S
Lüth, H
Kordos, P
ASDAM 2004: THE FIFTH INTERNATIONAL CONFERENCE ON ADVANCED SEMICONDUCTOR DEVICES AND MICROSYSTEMS, 2004, : 215 - 218
[32] ANALYTICAL MODELS FOR N(+)-P(+) DOUBLE-GATE SOI MOSFETS
SUZUKI, K
SUGII, T
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (11) : 1940 - 1948
[33] Analytical I-V model of SOI and SON MOSFETs: a comparative analysis
Deb, Sanjoy
Singh, N. Basanta
Das, Debraj
De, A. K.
Sarkar, Subir Kumar
INTERNATIONAL JOURNAL OF ELECTRONICS, 2011, 98 (11) : 1465 - 1481
[34] Simple Analytical Bulk Current Model for Long-Channel Double-Gate Junctionless Transistors
Duarte, Juan P.
Choi, Sung-Jin
Moon, Dong-Il
Choi, Yang-Kyu
IEEE ELECTRON DEVICE LETTERS, 2011, 32 (06) : 704 - 706
[35] Subthreshold behavior models for nanoscale junctionless double-gate MOSFETs with dual-material gate stack
Wang, Ping
Zhuang, Yiqi
Li, Cong
Li, Yao
Jiang, Zhi
JAPANESE JOURNAL OF APPLIED PHYSICS, 2014, 53 (08)
[36] Analytical Threshold Voltage Model Using NEGF Approach for Nanoscale Double-gate MOSFETs
Yang, Jian-Hong
Cai, Xue-Yuan
Yang, Ai-Guo
Zhang, Zhi-Chen
2008 2ND IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE, VOLS 1-3, 2008, : 534 - 538
[37] Short Channel Continuous Model for Double-Gate Junctionless Transistors
Paz, Bruna Cardoso
Pavanello, Marcelo Antonio
Avila, Fernando
Cerdeira, Antonio
2014 INTERNATIONAL CARIBBEAN CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICCDCS), 2014,
[38] Drain current model for nanoscale double-gate MOSFETs
Hariharan, Venkatnarayan
Thakker, Rajesh
Singh, Karmvir
Sachid, Angada B.
Patil, M. B.
Vasi, Juzer
Rao, V. Ramgopal
SOLID-STATE ELECTRONICS, 2009, 53 (09) : 1001 - 1008
[39] Hole Mobility Model for Si Double-Gate Junctionless Transistors
Chen, Fan
Wei, Kangliang
Sha, Wei E. I.
Huang, Jun Z.
2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
[40] A compact, continuous analytic I-V model for surrounding-gate MOSFETs
Chiang, TK
Chen, ML
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1196 - 1199

← 1 2 3 4 5 →