An analytical I-V model of SiC double-gate junctionless MOSFETs

被引：0

作者：

Li, Yi ^{[1
]}

Zhou, Tao ^{[1
]}

Guo, Zixuan ^{[1
]}

Yang, Yuqiu ^{[1
]}

Wu, Junyao ^{[1
]}

Cai, Huan ^{[1
]}

Wang, Jun ^{[1
]}

Yin, Jungang ^{[1
]}

Huang, Wenqing ^{[1
]}

Zhang, Miao ^{[1
]}

Hou, Nianxing ^{[1
]}

Liu, Qin ^{[2
]}

Deng, Linfeng ^{[1
]}

机构：

[1] College of Electrical and Information Engineering, Hunan University, Hunan, Asia, Changsha,410082, China

[2] The State Key Laboratory of Advanced Power Semiconductor Devices, Zhuzhou CRRC Times Semiconductor Co., LTD, Asia, Zhuzhou,412001, China

来源：

Microelectronics Journal | / 154卷

基金：

中国国家自然科学基金;

关键词：

Junction gate field effect transistors - MOS devices - Oxide semiconductors - Poisson distribution - Poisson equation - Semiconducting silicon compounds;

D O I：

10.1016/j.mejo.2024.106445

中图分类号：

学科分类号：

摘要：

引用

共 50 条

[41] Compact core model for Symmetric Double-Gate Junctionless Transistors
Cerdeira, A.
Avila, F.
Iniguez, B.
de Souza, M.
Pavanello, M. A.
Estrada, M.
SOLID-STATE ELECTRONICS, 2014, 94 : 91 - 97
[42] Characterization of transient gate oxide trapping in SiC MOSFETs using fast I-V techniques
Gurfinkel, Moshe
Xiong, Hao D.
Cheung, Kin P.
Suehle, John S.
Bernstein, Joseph B.
Shapira, Yoram
Lelis, Aivars J.
Habersat, Daniel
Goldsman, Neil
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (08) : 2004 - 2012
[43] Surface-Potential-Based Drain Current Model for Long-Channel Junctionless Double-Gate MOSFETs
Chen, Zhuojun
Xiao, Yongguang
Tang, Minghua
Xiong, Ying
Huang, Jianqiang
Li, Jiancheng
Gu, Xiaochen
Zhou, Yichun
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (12) : 3292 - 3298
[44] A Quasi-Two-Dimensional Threshold Voltage Model for Short-Channel Junctionless Double-Gate MOSFETs
Chiang, Te-Kuang
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (09) : 2284 - 2289
[45] A subthreshold current model for nanoscale short channel junctionless MOSFETs applicable to symmetric and asymmetric double-gate structure
Jin, Xiaoshi
Liu, Xi
Kwon, Hyuck-In
Lee, Jung-Hee
Lee, Jong-Ho
SOLID-STATE ELECTRONICS, 2013, 82 : 77 - 81
[46] A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs
Garcia Ruiz, Francisco J.
Maria Tienda-Luna, Isabel
Godoy, Andres
Donetti, Luca
Gamiz, Francisco
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (10) : 2477 - 2483
[47] Explicit analytical charge and capacitance models of undoped double-gate MOSFETs
Moldovan, Oana
Jimenez, David
Guitart, Jaurne Roig
Chaves, Ferney A.
Iniguez, Benjamin
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) : 1718 - 1724
[48] Modeling of I-V characteristics in symmetric double-gate polysilicon thin-film transistors
Ma, Xiaoyu
Chen, Songlin
Deng, Wanling
Huang, Junkai
AIP ADVANCES, 2017, 7 (06):
[49] Analytical Drain Current Model using Temperature dependence model in nanoscale Double-Gate (DG) MOSFETs
Cheralathan, M.
Sampedro, C.
Gamiz, F.
Iniguez, B.
2013 14TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (ULIS), 2013, : 142 - 145
[50] A new analytical threshold voltage model for symmetrical double-gate MOSFETs with high-k gate dielectrics
Chiang, T. K.
Chen, M. L.
SOLID-STATE ELECTRONICS, 2007, 51 (03) : 387 - 393

← 1 2 3 4 5 →