A low power test pattern generation method

被引：0
|
作者：
Zhang, Guohe [1 ]
Ji, Lili [1 ]
Zhang, Linlin [1 ]
Lei, Shaochong [1 ]
Liang, Feng [1 ]
机构：
[1] School of Electronics and Information Engineering, Xi'an Jiaotong University, Xi'an 710049, China
来源：
Hsi-An Chiao Tung Ta Hsueh/Journal of Xi'an Jiaotong University | 2013年 / 47卷 / 02期
关键词：
14;
D O I：
10.7652/xjtuxb201302008
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：47 / 52
相关论文
共 50 条
  • [21] A METHOD FOR PSEUDO-EXHAUSTIVE TEST PATTERN GENERATION
    KAGARIS, D
    MAKEDON, F
    TRAGOUDAS, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (09) : 1170 - 1178
  • [22] Test pattern generation and clock disabling for simultaneous test time and power reduction
    Chen, JJ
    Yang, CK
    Lee, KJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (03) : 363 - 370
  • [23] Reordering and Test Pattern Generation for Reducing Launch and Capture Power
    Stanis, Jonisha S.
    Antony, Maria S.
    2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
  • [24] An improved low transition test pattern generator for low power applications
    Govindaraj Vellingiri
    Ramesh Jayabalan
    Design Automation for Embedded Systems, 2017, 21 : 247 - 263
  • [25] An improved low transition test pattern generator for low power applications
    Vellingiri, Govindaraj
    Jayabalan, Ramesh
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2017, 21 (3-4) : 247 - 263
  • [26] Low Power Test Generation for Path Delay Faults
    Kumar, M. M. Vaseekar
    Tragoudas, S.
    JOURNAL OF LOW POWER ELECTRONICS, 2005, 1 (02) : 194 - 205
  • [27] A new test pattern generation method for delay fault testing
    Cremoux, S
    Fagot, C
    Girard, P
    Landrault, C
    Pravossoudovitch, S
    14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 296 - 301
  • [28] An easy linear-compression test pattern generation method
    Cao, Lei
    Lei, Shaochong
    Wang, Zhen
    Liang, Feng
    Hsi-An Chiao Tung Ta Hsueh/Journal of Xi'an Jiaotong University, 2010, 44 (12): : 76 - 81
  • [29] VLSI IMPLEMENTATION OF LOW POWER MULTIPLE SINGLE INPUT CHANGE (MSIC) TEST PATTERN GENERATION FOR BIST SCHEME
    Vasanthanayaki, C.
    Pazhani, A. Azhagu Jaisudhan
    Johnson, Jincy
    2014 FIFTH INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED), 2014, : 187 - 191
  • [30] LPTest: a Flexible Low-Power Test Pattern Generator
    Wu, Meng-Fan
    Hu, Kai-Shun
    Huang, Jiun-Lang
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2009, 25 (06): : 323 - 335
12345