An easy linear-compression test pattern generation method

被引：0
|
作者：
Cao, Lei [1 ]
Lei, Shaochong [1 ]
Wang, Zhen [1 ]
Liang, Feng [1 ]
机构：
[1] School of Electronics and Information Engineering, Xi'an Jiaotong University, Xi'an 710049, China
来源：
Hsi-An Chiao Tung Ta Hsueh/Journal of Xi'an Jiaotong University | 2010年 / 44卷 / 12期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
11
引用
收藏
页码：76 / 81
相关论文
共 50 条
  • [1] A test pattern generation method with high compression ratio
    Liang, Feng
    Zhang, Luwen
    Lei, Shaochong
    IEICE ELECTRONICS EXPRESS, 2011, 8 (21): : 1842 - 1847
  • [2] Reversible linear-compression behavior of free volume in a metallic glass
    Chen, Songyi
    Xu, Dazhe
    Zhang, Xin
    Chen, Xiehang
    Liu, Ye
    Liang, Tao
    Yin, Ziliang
    Jiang, Sheng
    Yang, Ke
    Zeng, Jianrong
    Lou, Hongbo
    Zeng, Zhidan
    Zeng, Qiaoshi
    PHYSICAL REVIEW B, 2022, 105 (14)
  • [3] Test pattern generation for width compression in BIST
    Flores, Paulo
    Neto, Horacio
    Chakrabarty, Krishnendu
    Marques-Silva, Joao
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1
  • [4] Test pattern generation for width compression in BIST
    Flores, P
    Neto, H
    Chakrabarty, K
    Marques-Silva, J
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 114 - 118
  • [5] Test pattern generation for column compression multiplier
    Zeng, PY
    Mao, ZG
    Ye, YZ
    Deng, YL
    SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 500 - 503
  • [6] LOGIC TEST PATTERN GENERATION USING LINEAR CODES
    TANG, DT
    CHEN, CL
    IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (09) : 845 - 850
  • [7] A low power test pattern generation method
    Zhang, Guohe
    Ji, Lili
    Zhang, Linlin
    Lei, Shaochong
    Liang, Feng
    Hsi-An Chiao Tung Ta Hsueh/Journal of Xi'an Jiaotong University, 2013, 47 (02): : 47 - 52
  • [8] Method of accelerating distributed test pattern generation
    Nishida, Yoshinori
    Toumiya, Tamaki
    Kaite, Takumi
    Asaka, Toshiharu
    Ono, Toshinobu
    Yoshida, Masaaki
    NEC Research and Development, 2000, 41 (04): : 346 - 350
  • [9] A method of accelerating distributed test pattern generation
    Nishida, Y
    Toumiya, T
    Kaite, T
    Asaka, T
    Ono, T
    Yoshida, M
    NEC RESEARCH & DEVELOPMENT, 2000, 41 (04): : 346 - 350
  • [10] A SAT method for improving test pattern generation
    Liu Xin
    Xiong Youlun
    ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL I, 2007, : 398 - 403
12345