A low power test pattern generation method

被引：0
|
作者：
Zhang, Guohe [1 ]
Ji, Lili [1 ]
Zhang, Linlin [1 ]
Lei, Shaochong [1 ]
Liang, Feng [1 ]
机构：
[1] School of Electronics and Information Engineering, Xi'an Jiaotong University, Xi'an 710049, China
来源：
Hsi-An Chiao Tung Ta Hsueh/Journal of Xi'an Jiaotong University | 2013年 / 47卷 / 02期
关键词：
14;
D O I：
10.7652/xjtuxb201302008
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：47 / 52
相关论文
共 50 条
  • [1] Test pattern generation methodology for low power consumption
    Corno, F
    Prinetto, P
    Rebaudengo, M
    Reorda, MS
    16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 453 - 457
  • [2] Test pattern generation with low power for delay faults in digital circuits by evolution method with hybrid strategies
    Pan, Zhongliang
    Chen, Ling
    Chen, Yihui
    Open Electrical and Electronic Engineering Journal, 2014, 8 (01): : 77 - 83
  • [3] A low power test pattern generation for built-in self-test based circuits
    Ye, Bo
    Li, Tianwang
    Zhao, Qian
    Zhou, Duo
    Wang, Xiaohua
    Luo, Min
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2011, 98 (03) : 301 - 309
  • [4] A Low Power Dynamic Pseudo Random Bit Generator for Test Pattern Generation
    Hou, Li-gang
    Peng, Xiao-hong
    Wu, Wu-chen
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2071 - 2074
  • [5] A Low Capture Power Test Generation Method Using Capture Safe Test Vectors
    Hirai, Atsushi
    Hosokawa, Toshinori
    Yamauchi, Yukari
    Arai, Masayuki
    2015 20th IEEE European Test Symposium (ETS), 2015,
  • [6] Methodology for low power test pattern generation using activity threshold control logic
    Ravi, Srivaths
    Devanathan, V. R.
    Parekhji, Rubin
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 526 - 529
  • [7] Method of accelerating distributed test pattern generation
    Nishida, Yoshinori
    Toumiya, Tamaki
    Kaite, Takumi
    Asaka, Toshiharu
    Ono, Toshinobu
    Yoshida, Masaaki
    NEC Research and Development, 2000, 41 (04): : 346 - 350
  • [8] A Dynamic Test Compaction Method on Low Power Test Generation Based on Capture Safe Test Vectors
    Hosokawa, Toshinori
    Hirai, Atsushi
    Yamazaki, Hiroshi
    Arai, Masayuki
    2017 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2017, : 165 - 170
  • [9] A method of accelerating distributed test pattern generation
    Nishida, Y
    Toumiya, T
    Kaite, T
    Asaka, T
    Ono, T
    Yoshida, M
    NEC RESEARCH & DEVELOPMENT, 2000, 41 (04): : 346 - 350
  • [10] A SAT method for improving test pattern generation
    Liu Xin
    Xiong Youlun
    ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL I, 2007, : 398 - 403
12345